数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CYWUSB6953 数据表(PDF) 27 Page - Cypress Semiconductor

部件名 CYWUSB6953
功能描述  Programmable Radio on Chip Low Power
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 27 Page - Cypress Semiconductor

Back Button CYWUSB6953_10 Datasheet HTML 23Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 24Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 25Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 26Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 27Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 28Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 29Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 30Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 31Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 68 page
background image
CYRF69103
Document #: 001-07611 Rev *F
Page 27 of 68
Table 15-3. OSC Control 0 (OSC_CR0) [0x1E0] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
No Buzz
Sleep Timer [1:0]
CPU Speed [2:0]
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0001000
Bits 7:6
Reserved
Bit 5
No Buzz
During sleep (the Sleep bit is set in the CPU_SCR Register—Table 16-1 on page 31), the LVD and POR detection
circuit is turned on periodically to detect any POR and LVD events on the VCC pin (the Sleep Duty Cycle bits in the
ECO_TR are used to control the duty cycle—Table 18-3 on page 36). To facilitate the detection of POR and LVD
events, the No Buzz bit is used to force the LVD and POR detection circuit to be continuously enabled during
sleep. This results in a faster response to an LVD or POR event during sleep at the expense of a slightly higher
than average sleep current. Obtaining the absolute lowest power usage in sleep mode requires the No Buzz bit be
clear
0 = The LVD and POR detection circuit is turned on periodically as configured in the Sleep Duty Cycle.
1 = The Sleep Duty Cycle value is overridden. The LVD and POR detection circuit is always enabled.
Note The periodic Sleep Duty Cycle enabling is independent with the sleep interval shown in the following Sleep [1:0] bits.
Bits 4:3
Sleep Timer [1:0]
Note Sleep intervals are approximate
Bits 2:0
CPU Speed [2:0]
The CYRF69103 may operate over a range of CPU clock speeds. The reset value for the CPU Speed bits is zero.
Therefore, the default CPU speed is 3 MHz.
Sleep Timer
[1:0]
Sleep Timer Clock
Frequency (Nominal)
Sleep Period
(Nominal)
Watchdog Period
(Nominal)
00
512 Hz
1.95 ms
6 ms
01
64 Hz
15.6 ms
47 ms
10
8 Hz
125 ms
375 ms
11
1 Hz
1 sec
3 sec
CPU Speed
[2:0]
CPU when Internal
Oscillator is selected
000
3 MHz (Default)
001
6 MHz
010
12 MHz
011
Reserved
100
1.5 MHz
101
750 kHz
110
187 kHz
111
Reserved
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com