数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CYWUSB6953 数据表(PDF) 26 Page - Cypress Semiconductor

部件名 CYWUSB6953
功能描述  Programmable Radio on Chip Low Power
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CYWUSB6953 数据表(HTML) 26 Page - Cypress Semiconductor

Back Button CYWUSB6953_10 Datasheet HTML 22Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 23Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 24Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 25Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 26Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 27Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 28Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 29Page - Cypress Semiconductor CYWUSB6953_10 Datasheet HTML 30Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 68 page
background image
CYRF69103
Document #: 001-07611 Rev *F
Page 26 of 68
Gain value for the register at location [0x38]:
3.3V = 0x40
3.0V = 0x40
2.85V = 0xFF
2.70V = 0xFF
Load register [0x38] with the gain values corresponding to the
appropriate voltage.
When using the 32 kHz oscillator the PITMRL/H must be read
until two consecutive readings match before sending/receiving
data. The following firmware example assumes the developer is
interested in the lower byte of the PIT.
Read_PIT_counter:
mov A, reg[PITMRL]
mov [57h], A
mov A, reg[PITMRL]
mov [58h],A
mov [59h], A
mov A, reg[PITMRL]
mov [60h], A
;;;Start comparison
mov A,[60h]
mov X, [59h]
sub A, [59h]
jz done
mov A, [59h]
mov X, [58h]
sub A, [58h]
jz done
mov X, [57h]
;;;correct data is in memory location 57h
done:
mov [57h], X
ret
15.2 Clock Architecture Description
The CYRF69103 clock selection circuitry allows the selection of
independent clocks for the CPU, Interval Timers, and Capture
Timers.
CPU Clock
The CPU clock, CPUCLK, can be sourced from the Internal
24 MHz oscillator. The selected clock source can optionally be
divided by 2n-1 where n is 0–7 (see Table 15-3 on page 27).
Table 15-1. Oscillator Trim Values vs. Voltage Settings
Supervisory ROM Table
Function
Table2 FCh
24 MHz IOSCTR at 3.30V
Table2 FDh
24 MHz IOSCTR at 3.00V
Table2 FEh
24 MHz IOSCTR at 2.85V
Table2 FFh
24 MHz IOSCTR at 2.70V
Table3 F8h
32 kHz LPOSCTR at 3.30V
Table3 F9h
32 kHz LPOSCTR at 3.00V
Table3 FAh
32 kHz LPOSCTR at 2.85V
Table3 FBh
32 kHz LPOSCTR at 2.70V
Table 15-2. CPU Clock Config (CPUCLKCR) [0x30] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
Reserved
Read/Write
-
Default
0
0
0
0
0
0
0
0
Bits 7:0
Reserved
Note The CPU speed selection is configured using the OSC_CR0 Register (Figure 15-2. on page 29).
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com