AX2000 datasheet(74/262 Pages) MICROSEMI

74 / 262 page

Detailed Specifications

2- 60

R e v i sio n 1 8

Buffer Module

Introduction

An additional resource inside each SuperCluster is the Buffer (B) module (Figure 1-4 on page 1-3). When

a fanout constraint is applied to a design, the synthesis tool inserts buffers as needed. The buffer module

has been added to the AX architecture to avoid logic duplication resulting from the hard fanout

constraints. The router utilizes this logic resource to save area and reduce loading and delays on

medium-to-high-fanout nets.

Timing Models and Waveforms

Timing Characteristics

Figure 2-33 • Buffer Module Timing Model

Figure 2-34 • Buffer Module Waveform

Table 2-64 • Buffer Module

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, TJ = 70°C

–2 Speed

–1 Speed

Std Speed

Parameter

Description

Min.

Max.

Min.

Max.

Min.

Max.

Units

Buffer Module Propagation Delays

tBFPD

Any input to output Y

0.12

0.14

0.16

OUT

GND

50%

GND

VCCA

tBFPD

AX2000 数据表(PDF) 74 Page - Microsemi Corporation

AX2000 数据表(HTML) 74 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AX2000 数据表(PDF) 74 Page - Microsemi Corporation

AX2000 数据表(HTML) 74 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载