| 数据搜索系统,热门电子元器件搜索 |
|
AX2000 数据表(PDF) 87 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000 数据表(HTML) 87 Page - Microsemi Corporation |
|
87 / 262 page ![]() Axcelerator Family FPGAs Re vi s i on 18 2 - 73 PLLRCLK and PLLHCLK PLLRCLK (PLLHCLK) is used to drive global resource CLK (HCLK) from a PLL (Figure 2-44). Using Global Resources with PLLs Each global resource has an associated PLL at its root. For example, PLLA can drive HCLKA, PLLE can drive CLKE, etc. (Figure 2-45). In addition, each clock pin of the package can be used to drive either its associated global resource or PLL. For example, package pins CLKEP and CLKEN can drive either the RefCLK input of PLLE or CLKE. There are two macros required when interfacing the embedded PLLs with the global resources: PLLINT and PLLOUT. PLLINT This macro is used to drive the RefCLK input of the PLL internally from user signals. PLLOUT This macro is used to connect either the CLK1 or CLK2 output of a PLL to the regular routing network (Figure 2-46). Figure 2-44 • PLLRCLK and PLLHCLK Figure 2-45 • Example of HCLKA Driven from a PLL with External Clock Source Figure 2-46 • Example of PLLINT and PLLOUT Usage PLLRCLK PLLHCLK Clock Network CLK1 CLK2 FB RefCLK PLL HCLKAP HCLKAN PLLHCLK HCLKA Network CLK1 CLK2 FB RefCLK PLLA PLLINT PLLHCLK PLLOUT HCLKA Network CLK1 CLK2 FB RefCLK PLLA Logic Logic |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |