AX2000 datasheet(86/262 Pages) MICROSEMI

86 / 262 page

Detailed Specifications

2- 72

R e v i sio n 1 8

The HM and CM modules can select between:

•

The HCLK or CLK source respectively

•

A local signal routed on generic routing resources

This allows each core tile to have eight clocks independent of the other core tiles in the device.

Both HCLK and CLK are segmentable, meaning that individual branches of the global resource can be

used independently.

Like the HM and CM modules, the HD and RD modules can select between:

•

The HCLK or CLK source from the HM or CM module respectively

•

A local signal routed on generic routing resources

The AX architecture is capable of supporting a large number of local clocks—24 segments per HCLK

driving north-south and 28 segments per CLK driving east-west per core tile.

Microsemi's Designer software’s place-and-route takes advantage of the segmented clock structure

found in Axcelerator devices by turning off any unused clock segments. This results in not only better

performance but also lower power consumption.

Global Resource Access Macros

Global resources can be driven by one of three sources: external pad(s), an internal net, or the output of

a PLL. These connections can be made by using one of three types of macros: CLKBUF, CLKINT, and

PLLCLK.

CLKBUF and HCLKBUF

CLKBUF (HCLKBUF) is used to drive a CLK (HCLK) from external pads. These macros can be used

either generically or with the specific I/O standard desired (e.g. CLKBUF_LVCMOS25, HCLKBUF_LVDS,

etc.) (Figure 2-42).

Package pins CLKEP and CLKEN are associated with CLKE; package pins HCLKAP and HCLKAN are

associated with HCLKA, etc.

Note that when CLKBUF (HCLKBUF) is used with a single-ended I/O standard, it must be tied to the

P-pad of the CLK (HCLK) package pin. In this case, the CLK (HCLK) N-pad can be used for user signals.

CLKINT and HCLKINT

CLKINT (HCLKINT) is used to access the CLK (HCLK) resource internally from the user signals

(Figure 2-43).

Figure 2-42 • CLKBUF and HCLKBUF

Figure 2-43 • CLKINT and HCLKINT

CLKBUF

HCLKBUF

Clock

Network

CLKINT

HCLKINT

Clock

Network

Logic

AX2000 数据表(PDF) 86 Page - Microsemi Corporation

AX2000 数据表(HTML) 86 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载