PM0056 datasheet(78/156 Pages) STMICROELECTRONICS

78 / 156 page

The Cortex-M3 instruction set

PM0056

78/156

DocID15491 Rev 5

Examples

CLZR4,R9

CLZNER2,R3

3.5.5

CMP and CMN

Compare and compare negative.

Syntax

CMP{cond} Rn, Operand2

CMN{cond} Rn, Operand2

where:

•

‘cond’ is an optional condition code (see Conditional execution on page 57)

•

‘Rn’ is the register holding the first operand

•

‘Operand2’ is a flexible second operand (see Flexible second operand on page 52) for

details of the options.

Operation

These instructions compare the value in a register with operand2. They update the condition

flags on the result, but do not write the result to a register.

The CMP instruction subtracts the value of operand2 from the value in Rn. This is the same

as a SUBS instruction, except that the result is discarded.

The CMN instruction adds the value of operand2 to the value in Rn. This is the same as an

ADDS instruction, except that the result is discarded.

Restrictions

In these instructions:

•

Do not use PC

•

Operand2 must not be SP

Condition flags

These instructions update the N, Z, C and V flags according to the result.

Examples

CMPR2, R9

CMNR0, #6400

CMPGTSP, R7, LSL #2

PM0056 数据表(PDF) 78 Page - STMicroelectronics

PM0056 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载