| 数据搜索系统,热门电子元器件搜索 |
|
PM0056 数据表(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0056 数据表(HTML) 20 Page - STMicroelectronics |
|
20 / 156 page ![]() The Cortex-M3 processor PM0056 20/156 DocID15491 Rev 5 To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK or FAULTMASK. See MRS on page 100, MSR on page 101, and CPS on page 98 for more information. Priority mask register The PRIMASK register prevents activation of all exceptions with configurable priority. See the register summary in Table 2 on page 14 for its attributes. Figure 5 shows the bit assignments. Figure 5. PRIMASK bit assignments Fault mask register The FAULTMASK register prevents activation of all exceptions except for Non-Maskable Interrupt (NMI). See the register summary in Table 2 on page 14 for its attributes. Figure 6 shows the bit assignments. Figure 6. FAULTMASK bit assignments The processor clears the FAULTMASK bit to 0 on exit from any exception handler except the NMI handler. Table 7. PRIMASK register bit definitions Bits Description Bits 31:1 Reserved Bit 0 PRIMASK: 0: No effect 1: Prevents the activation of all exceptions with configurable priority. Table 8. FAULTMASK register bit definitions Bits Function Bits 31:1 Reserved Bit 0 FAULTMASK: 0: No effect 1: Prevents the activation of all exceptions except for NMI. 31 Reserved 10 PRIMASK Reserved 0 1 31 FAULTMASK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |