数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0056 数据表(PDF) 35 Page - STMicroelectronics

部件名 PM0056
功能描述  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0056 数据表(HTML) 35 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 31Page - STMicroelectronics PM0056 Datasheet HTML 32Page - STMicroelectronics PM0056 Datasheet HTML 33Page - STMicroelectronics PM0056 Datasheet HTML 34Page - STMicroelectronics PM0056 Datasheet HTML 35Page - STMicroelectronics PM0056 Datasheet HTML 36Page - STMicroelectronics PM0056 Datasheet HTML 37Page - STMicroelectronics PM0056 Datasheet HTML 38Page - STMicroelectronics PM0056 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 156 page
background image
DocID15491 Rev 5
35/156
PM0056
The Cortex-M3 processor
For an asynchronous exception, other than reset, the processor can execute another
instruction between when the exception is triggered and when the processor enters the
exception handler.
Privileged software can disable the exceptions that Table 16 on page 34 shows as having
configurable priority, see:
System handler control and state register (SCB_SHCSR) on page 140
Interrupt clear-enable registers (NVIC_ICERx) on page 121
For more information about hard faults, memory management faults, bus faults, and usage
faults, see Section 2.4: Fault handling on page 40.
2.3.3
Exception handlers
The processor handles exceptions using:
14
-2
PendSV
Configurable(3) 0x00000038
Asynchronous
15
-1
SysTick
Configurable(3) 0x0000003C
Asynchronous
16-83
0-67
Interrupt (IRQ)
Configurable(4)
0x00000040 and
above(5)
Asynchronous
1. To simplify the software layer, the CMSIS only uses IRQ numbers and therefore uses negative values for exceptions other
than interrupts. The IPSR returns the Exception number, see Interrupt program status register on page 18.
2. See Vector table on page 36 for more information.
3. See System handler priority registers (SHPRx) on page 138.
4. See Interrupt priority registers (NVIC_IPRx) on page 125.
5. Increasing in steps of 4.
Table 16. Properties of the different exception types (continued)
Exception
number(1)
IRQ
number(1)
Exception
type
Priority
Vector address
or offset(2)
Activation
Interrupt Service
Routines (ISRs)
Interrupts IRQ0 to IRQ67 are the exceptions handled by ISRs.
Fault handlers
Hard fault, memory management fault, usage fault, bus fault are fault
exceptions handled by the fault handlers.
System handlers
NMI, PendSV, SVCall SysTick, and the fault exceptions are all
system exceptions that are handled by system handlers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com