数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0056 数据表(PDF) 21 Page - STMicroelectronics

部件名 PM0056
功能描述  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0056 数据表(HTML) 21 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 17Page - STMicroelectronics PM0056 Datasheet HTML 18Page - STMicroelectronics PM0056 Datasheet HTML 19Page - STMicroelectronics PM0056 Datasheet HTML 20Page - STMicroelectronics PM0056 Datasheet HTML 21Page - STMicroelectronics PM0056 Datasheet HTML 22Page - STMicroelectronics PM0056 Datasheet HTML 23Page - STMicroelectronics PM0056 Datasheet HTML 24Page - STMicroelectronics PM0056 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 156 page
background image
DocID15491 Rev 5
21/156
PM0056
The Cortex-M3 processor
Base priority mask register
The BASEPRI register defines the minimum priority for exception processing. When
BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with same or
lower priority level as the BASEPRI value. See the register summary in Table 2 on page 14
for its attributes. Figure 7 shows the bit assignments.
Figure 7. BASEPRI bit assignments
CONTROL register
The CONTROL register controls the stack used and the privilege level for software
execution when the processor is in Thread mode. See the register summary in Table 2 on
page 14 for its attributes. Figure 8 shows the bit assignments.
Figure 8. CONTROL bit assignments
Table 9. BASEPRI register bit assignments
Bits
Function
Bits 31:8
Reserved
Bits 7:4
BASEPRI[7:4] Priority mask bits(1)
0x00: no effect
Nonzero: defines the base priority for exception processing.
The processor does not process any exception with a priority value greater than or
equal to BASEPRI.
1. This field is similar to the priority fields in the interrupt priority registers. See Interrupt priority registers
(NVIC_IPRx) on page 125 for more information. Remember that higher priority field values correspond to
lower exception priorities.
Bits 3:0
Reserved
Table 10. CONTROL register bit definitions
Bits
Function
Bits 31:2
Reserved
BASEPRI
Reserved
31
0
7
8
31
210
Reserved
Active stack pointer
Thread mode privilege level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com