数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0056 数据表(PDF) 116 Page - STMicroelectronics

部件名 PM0056
功能描述  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0056 数据表(HTML) 116 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 112Page - STMicroelectronics PM0056 Datasheet HTML 113Page - STMicroelectronics PM0056 Datasheet HTML 114Page - STMicroelectronics PM0056 Datasheet HTML 115Page - STMicroelectronics PM0056 Datasheet HTML 116Page - STMicroelectronics PM0056 Datasheet HTML 117Page - STMicroelectronics PM0056 Datasheet HTML 118Page - STMicroelectronics PM0056 Datasheet HTML 119Page - STMicroelectronics PM0056 Datasheet HTML 120Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 156 page
background image
Core peripherals
PM0056
116/156
DocID15491 Rev 5
4.2.9
MPU region attribute and size register (MPU_RASR)
Address offset: 0x10
Reset value: 0x0000 0000
Required privilege: Privileged
The MPU_RASR register defines the region size and memory attributes of the MPU region
specified by the MPU_RNR, and enables that region and any subregions.
MPU_RASR is accessible using word or halfword accesses:
•
The most significant halfword holds the region attributes
•
The least significant halfword holds the region size and the region and subregion
enable bits.
31
3029
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
XN
Res.
AP[2:0]
Reserved
TEX[2:0]
S
CB
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
15
14
13
12
11
10
9
8
76
54
3
21
0
SRD[7:0]
Reserved
SIZE
EN
ABLE
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
Bits 31:29
Reserved, forced by hardware to 0.
Bit 28
XN: Instruction access disable bit:
0: Instruction fetches enabled
1: Instruction fetches disabled.
Bit 27
Reserved, forced by hardware to 0.
Bits 26:24
AP[2:0]: Access permission
For information about access permission, see Section 4: Core peripherals
For the description of the encoding of the AP bits refer to
Table 37 on page 108.
Bits 23:22
Reserved, forced by hardware to 0.
Bits 21:19
TEX[2:0]: memory attribute
For the description of the encoding of the TEX bits refer to
Table 35 on page 107
Bit 18
S: Shareable memory attribute
For the description of the encoding of the S bits refer to
Table 35 on page 107
Bit 17
C: memory attribute
Bit 16
B: memory attribute
Bits 15:8
SRD: Subregion disable bits.
For each bit in this field:
0: corresponding sub-region is enabled
1: corresponding sub-region is disabled
See Subregions on page 110 for more information.
Region sizes of 128 bytes and less do not support subregions. When writing the attributes for
such a region, write the SRD field as 0x00.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com