数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR320S 数据表(PDF) 104 Page - STMicroelectronics

部件名 SPEAR320S
功能描述  Embedded MPU with ARM926 core for industrial and consumer applications
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR320S 数据表(HTML) 104 Page - STMicroelectronics

Back Button SPEAR320S Datasheet HTML 100Page - STMicroelectronics SPEAR320S Datasheet HTML 101Page - STMicroelectronics SPEAR320S Datasheet HTML 102Page - STMicroelectronics SPEAR320S Datasheet HTML 103Page - STMicroelectronics SPEAR320S Datasheet HTML 104Page - STMicroelectronics SPEAR320S Datasheet HTML 105Page - STMicroelectronics SPEAR320S Datasheet HTML 106Page - STMicroelectronics SPEAR320S Datasheet HTML 107Page - STMicroelectronics SPEAR320S Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 113 page
background image
Timing requirements
SPEAr320S
104/113
Doc ID 022508 Rev 2
The above min. and max. values allow a deviation of
±1 baud cycle in a single bit time. The
accumulated deviation of a UART character frame must not exceed 3/(16*fbaudrate).
For information related to baud rate generation refer to:
Section 2.12: Asynchronous serial ports (UART)
RM0321, Reference manual, SPEAr320S address map and registers
Figure 38.
RS485_OE transmit and receive waveform
Table 79.
UART transmit timing characteristics
Symbol
Parameters
Min
Max
Unit
fbaudrate
UART1 .. UART6 baud rate
6(1)
1.
Maximum baudrate = 6 Mbps provided that UARTCLK is within a frequency range greater than 96 MHz
and less than 5/3 PCLK.
Mbps
UART0 baud rate
3
tBIT
UART duration of transmit data bit (B0..B7),
Parity bit (Pbit), Start bit, Stop bits(2)
2.
tUARTCLK = 1/fUARTCLK with fUARTCLK in MHz
1/fbaudrate -
tUARTCLK -1
1/fbaudrate +
tUARTCLK +1
ns
Table 80.
UART receive timing characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
tBIT
Pulse duration of receive data (B0
..B7), Parity bit (Pbit), Start bit,
Stop bits(1)
1.
The time margin is with respect to a single bit accumulation and not with respect to the whole UART frame.
The start bit is sampled after the 8th baud cycle after a low is detected at input, Subsequently, each bit is
sampled at consecutive 16 baud cycles.
Baudrate = 6
Mbps
1/fbaudrate -
(tUARTCLK/2)
1/fbaudrate +
(tUARTCLK/2)
ns
1/fbaudrate -1/
(16*fbaudrate)
1/fbaudrate +
(16*fbaudrate)
ns
UARTTXD
Start
bit
Stop
bit
B
Pbit
UARTRXD
Start
bit
Stop
bit
B
Pbit
tD1
tD2
RS485_OE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com