数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3150 数据表(PDF) 51 Page - Texas Instruments

部件名 TNETX3150
功能描述  ThunderSWITCHE 15-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3150 数据表(HTML) 51 Page - Texas Instruments

Back Button TNETX3150 Datasheet HTML 47Page - Texas Instruments TNETX3150 Datasheet HTML 48Page - Texas Instruments TNETX3150 Datasheet HTML 49Page - Texas Instruments TNETX3150 Datasheet HTML 50Page - Texas Instruments TNETX3150 Datasheet HTML 51Page - Texas Instruments TNETX3150 Datasheet HTML 52Page - Texas Instruments TNETX3150 Datasheet HTML 53Page - Texas Instruments TNETX3150 Datasheet HTML 54Page - Texas Instruments TNETX3150 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 113 page
background image
TNETX3150/TNETX3150A
ThunderSWITCH15-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997
51
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DRAM flag register at 0x00D8
BIT
7
6
5
4
3
2
1
0
DRAMACT
Reserved
DRAMFLAG
BIT
NAME
FUNCTION
7
DRAMACT
DRAM test access. DRAMACT contains the status of a DRAM test access READ or WRITE. When this
activity bit is high, the DRAM access is being performed. When this bit is low, the DRAM access has
completed. After a DRAM test access buffer is read, the user should detect a falling edge on this bit before
proceeding to use the accessed data.
6–4
Reserved
Reserved
3–0
DRAMFLAG
DRAM flag field. DRAMFLAG holds a value that maps to the flag field of a DRAM buffer when accessed in
DRAM test-access mode.
DRAM addr register at 0x00D9–0x00DB
BIT
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R/W
DRAMADDRESS
BIT
NAME
FUNCTION
23
R/W
DRAM test access read/write. R/W determines whether the contents of channel 0’s FIFO, DRAM data, and
DRAMFLAG are read from DRAM or written to DRAM. When high, the write operation is performed. When
low, a read operation is performed.
22–0
DRAMADDRESS
DRAM starting word address. DRAMADDRESS is a 23-bit DRAM address marking the starting word
location for a DRAM test access buffer operation.
The DRAM address space (as used in this register) is not flat. It is partitioned in the following manner:
BIT
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
DX02
RAS
DX02
CAS
DX01
RAS
DX01
CAS
DX00
RAS
DX00
CAS
Row address (8 bits)
Column address (8 bits)
BIT
NAME
FUNCTION
22
Reserved
21
DX02
Extended address bit 2 (RAS)
20
DX02
Extended address bit 2 (CAS)
19
DX01
Extended address bit 1 (RAS)
18
DX01
Extended address bit 1 (CAS)
17
DX00
Extended address bit 0 (RAS)
16
DX00
Extended address bit 0 (CAS)
15–8
RAS
Row address for DRAM (most-significant bit = bit 15)
7–0
CAS
Column address for DRAM (most-significant bit = bit 7)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com