| 数据搜索系统,热门电子元器件搜索 |
|
TNETX3150 数据表(PDF) 60 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3150 数据表(HTML) 60 Page - Texas Instruments |
|
60 / 113 page ![]() TNETX3150/TNETX3150A ThunderSWITCH™ 15-PORT 10-/100-MBIT/S ETHERNET™ SWITCH SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997 60 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 write cycle timing (continued) When accessing the EEPROM through the DIO interface, the ECLOK and EDATA bits (SIOL/CTRL register at 0x00A1) are a direct reflection of the ECLK and EDIO terminals, respectively. To read and write to the EEPROM, these bits must be toggled properly to provide the proper requests and data. A typical write operation is shown in Figure 20. S P S t o p Data S t a r t Word Address Slave Address EDIO DIO Interface 24C02 A c k A c k A c k S P S t o p Data n + 15 S t a r t Word Address (n) Slave Address EDIO DIO Interface 24C02 A c k A c k A c k A c k Data n + 1 Data n a) Byte Write b) Page Write 0 0 0 0 0 0 Figure 20. Typical Write Operation read cycle timing Read operations are initiated in the same manner as write operations, with the exception that the R/W bit of the slave address is set to a 1. There are three basic read operations: current address read, random read, and sequential read. Typical read operations are shown in Figure 21. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |