TNETV1644ZDU6 datasheet(29/306 Pages) TI1

29 / 306 page

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Table 2-9. EMIFA Terminal Functions (Boot Configuration)

SIGNAL

TYPE(1)

OTHER(2)(3)

DESCRIPTION

ZWT

ZDU

NAME

NO.

EMIFA: BOOT CONFIGURATION

R0/EM_A[4]/

These pins are multiplexed between the VPBE (VENC), EMIFA, and

IPD

GP[10]/

A17

B21

I/O/Z

GPIO. When RESET or POR is asserted, these pins function as

DVDD33

(AEAW2/PLLMS2)

EMIFA configuration pins. At reset if AEM[2:0] = 001 (EMIFA in 8-bit

Async mode), then the input states of AEAW[2:0] are sampled to set

G1/EM_A[1]/

IPD

the EMIFA Address Bus Width. After reset, these pins function as

(ALE)/GP[9]/

A16

B20

I/O/Z

DVDD33

VPBE (VENC), EMIFA, or GPIO pin functions based on pin mux

(AEAW1/PLLMS1)

selection.

B1/EM_A[2]/

For more details on the AEAW/PLLMS functions, see Section 3.5.1.2,

(CLE)/GP[8]/

B16

A20

I/O/Z

DVDD33

EMIFA Address Bus Width (AEAW) and Fast Boot PLL Multiplier

(AEAW0/PLLMS0)

Select (PLLMS).

B2/EM_BA[1]/

IPD

These pins are multiplexed between the VPBE (VENC), EMIFA, and

C16

C20

I/O/Z

GP[5]/(AEM0)

DVDD33

GPIO. When RESET or POR is asserted, these pins function as

EMIFA configuration pins. At reset, the input states of AEM[2:0] are

R2/EM_BA[0]/

IPD

C17

E20

I/O/Z

sampled to set the EMIFA Pinout Mode.

GP[6]/(AEM1)

DVDD33

For more details, see Section 3.5.1, Configurations at Reset. After

reset, these pins function as VPBE (VENC), EMIFA, or GPIO pin

R1/ EM_A[0]/

IPD

functions based on pin mux selection.

B17

C21

I/O/Z

GP[7]/(AEM2)

DVDD33

For more details on the AEM functions, see Section 3.5.1.1, EMIFA

Pinout Mode (AEM[2:0]).

(1)

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2)

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external

pullup/pulldown resistors are required, see Section 3.9.1, Pullup/Pulldown Resistors.

(3)

Specifies the operating I/O supply voltage for each signal

Submit Documentation Feedback

Device Overview

TNETV1644ZDU6 数据表(PDF) 29 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV1644ZDU6 数据表(PDF) 29 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载