TNETV1644ZDU6 datasheet(34/306 Pages) TI1

34 / 306 page

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

Table 2-11. EMIFA Terminal Functions (EMIFA Pinout Mode 3, AEM[2:0] = 011)

SIGNAL

TYPE(1)

OTHER(2)(3)

DESCRIPTION

ZWT

ZDU

NAME

NO.

EMIFA FUNCTIONAL PINS: 8-Bit ASYNC/NOR with Reduced Address Reach (EMIFA Pinout Mode 3, AEM[2:0] = 011)

Actual pin functions are determined by the PINMUX0 and PINMUX1 register bit settings (e.g., PCIEN, AEAW[2:0], AEM[2:0], etc.). For

more details, see Section 3.7, Multiplexed Pin Configurations.

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.

For EMIFA, this pin is Chip Select 2 output EM_CS2 for use with

asynchronous memories (i.e., NOR flash).

G0/EM_CS2/

IPD

This is the chip select for the default boot and ROM boot modes.

C19

C22

I/O/Z

GP[12]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.

For EMIFA, this pin is Chip Select 3 output EM_CS3 for use with

asynchronous memories (i.e., NOR flash).

LCD_OE/EM_CS3/

IPD

C18

D22

I/O/Z

GP[13]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.

For EMIFA, it is Chip Select 4 output EM_CS4 for use with

asynchronous memories (i.e., NOR flash).

VSYNC/EM_CS4/

IPD

E19

H22

I/O/Z

GP[32]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIOD.

For EMIFA, it is Chip Select 5 output EM_CS5 for use with

asynchronous memories (i.e., NOR flash).

HSYNC/EM_CS5/

IPD

F19

J22

I/O/Z

GP[33]

DVDD33

Note: This pin features an internal pulldown (IPD). If this pin is

connected and used as an EMIFA chip select signal, for proper device

operation, an external pullup resistor must be used to ensure the

EM_CSx function defaults to an inactive (high) state.

This pin is multiplexed between VPFE (CCDC), EMIFA, and GPIO.

C_WE/EM_R/W/

IPD

D13

C17

I/O/Z

GP[35]

DVDD33

For EMIFA, it is read/write output EM_R/W.

EM_WAIT/

IPU

For EMIFA (ASYNC/NOR), this pin is wait state extension input

E15

D20

I/O/Z

(RDY/BSY)

DVDD33

EM_WAIT.

IPU

EM_OE

D15

D19

I/O/Z

For EMIFA, it is output enable output EM_OE.

DVDD33

IPU

EM_WE

E14

C19

I/O/Z

For EMIFA, it is write enable output EM_WE.

DVDD33

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.

R2/EM_BA[0]/

IPD

For EMIFA, this is the Bank Address 0 output (EM_BA[0]). When

C17

E20

I/O/Z

GP[6]/(AEM1)

DVDD33

connected to an 8-bit asynchronous memory, this pin is the lowest

order bit of the byte address.

This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.

B2/EM_BA[1]/

IPD

For EMIFA, this is the Bank Address 1 output EM_BA[1]. When

C16

C20

I/O/Z

GP[5]/(AEM0)

DVDD33

connected to an 8-bit asynchronous memory, this pin is the 2nd bit of

the address.

(1)

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2)

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external

pullup/pulldown resistors are required, see Section 3.9.1, Pullup/Pulldown Resistors.

(3)

Specifies the operating I/O supply voltage for each signal

Device Overview

Submit Documentation Feedback

TNETV1644ZDU6 数据表(PDF) 34 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV1644ZDU6 数据表(PDF) 34 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载