| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1644ZDU6 数据表(PDF) 82 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1644ZDU6 数据表(HTML) 82 Page - Texas Instruments |
|
82 / 306 page ![]() TMS320DM6437 Digital Media Processor SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008 www.ti.com Table 3-6. Fixed-Multiplier Fastboot Modes (FASTBOOT = 1, AEM[2:0] = 001b) DEVICE BOOT AND PLLC1 CLOCK SETTING AT BOOT CONFIGURATION PINS DM6437 DMP DSPBOOTADDR BOOT DESCRIPTION(1) DEVICE (Master/Slave) (DEFAULT)(1) PLL CLKDIV1 DOMAIN BOOTMODE[3:0] PCIEN FREQUENCY MODE(2) (SYSCLK1 DIVIDER) (SYSCLK1) 0000 0 or 1 No Boot (Emulation Boot) Master Bypass /1 CLKIN 0x0010 0000 HPI Boot with PLL 0 Slave x27 /2 CLKIN x27 / 2 0x0010 0000 Multiplier x27 at boot 0001 1 Reserved – – – – – HPI Boot with PLL 0 Slave x20 /2 CLKIN x20 / 2 0x0010 0000 Multiplier x20 at boot 0010 1 Reserved – – – – – HPI Boot with PLL 0 Slave x15 /2 CLKIN x15 / 2 0x0010 0000 Multiplier x15 at boot 0011 1 Reserved – – – – – EMIFA ROM FASTBOOT 0100 0 or 1 with Application Image Master x20 /2 CLKIN x20 / 2 0x0010 000 Script (AIS) I2C Boot 0101 0 or 1 Master x20 /2 CLKIN x20 / 2 0x0010 0000 [FAST MODE](3) 16-bit SPI Boot 0110 0 or 1 Master x20 /2 CLKIN x20 / 2 0x0010 0000 [McBSP0] 0111 0 or 1 NAND Flash Boot Master x20 /2 CLKIN x20 / 2 0x0010 0000 UART Boot without 1000 0 or 1 Hardware Flow Control Master x20 /2 CLKIN x20 / 2 0x0010 0000 [UART0] EMIFA ROM FASTBOOT 1001 0 or 1 Master x20 /2 CLKIN x20 / 2 0x0010 0000 without AIS 1010 0 or 1 VLYNQ Boot Slave x20 /2 CLKIN x20 / 2 0x0010 0000 1011 0 or 1 Reserved – – – – – 1100 0 or 1 Reserved – – – – – 1101 0 or 1 Reserved – – – – – UART Boot with 1110 0 or 1 Hardware Flow Control Master x20 /2 CLKIN x20 / 2 0x0010 0000 [UART0] 24-bit SPI Boot 1111 0 or 1 Master x20 /2 CLKIN x20 / 2 0x0010 0000 (McBSP0 + GP[97]) (1) For all boot modes that default to DSPBOOTADDR = 0x0010 0000, the bootloader code disables all C64x+ cache (L2, L1P, and L1D) so that upon exit from the bootloader code, all C64x+ memories are configured as all RAM. If cache use is required, the application code must explicitly enable the cache. For more information on the bootloader, see the Using the TMS320DM643x Bootloader Application Report (literature number SPRAAG0). (2) The PLL MODE for Fixed-Multiplier Fastboot Modes is fixed as shown in this table; therefore, the PLLMS[2:0] configuration pins have no effect on the PLL MODE. (3) I2C Boot (BOOTMODE[3:0] = 0101b) is only available if the MXI/CLKIN frequency is between 21 MHz to 30 MHz. I2C Boot is not available for MXI/CLKIN frequencies less than 21 MHz. 82 Device Configurations Submit Documentation Feedback |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |