数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV1644ZDU6 数据表(PDF) 36 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV1644ZDU6
功能描述  Digital Media Processor
PDF  306 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 36 Page - Texas Instruments

Back Button TNETV1644ZDU6 Datasheet HTML 32Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 33Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 34Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 35Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 36Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 37Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 38Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 39Page - Texas Instruments TNETV1644ZDU6 Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 306 page
background image
TMS320DM6437
Digital Media Processor
SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008
www.ti.com
Table 2-11. EMIFA Terminal Functions (EMIFA Pinout Mode 3, AEM[2:0] = 011) (continued)
SIGNAL
TYPE(1)
OTHER(2)(3)
DESCRIPTION
ZWT
ZDU
NAME
NO.
NO.
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
B0/LCD_FIELD/
IPD
B18
D21
I/O/Z
EM_A[3]/GP[11]
DVDD33
For EMIFA, it is address bit 3 output EM_A[3].
B1/EM_A[2]/
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
IPD
(CLE)/GP[8]/
B16
A20
I/O/Z
DVDD33
For EMIFA, it is address bit 2 output EM_A[2].
(AEAW0/PLLMS0)
G1/EM_A[1]/
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
IPD
(ALE)/GP[9]/
A16
B20
I/O/Z
DVDD33
For EMIFA, it is address output EM_A[1].
(AEAW1/PLLMS1)
This pin is multiplexed between VPBE (VENC), EMIFA, and GPIO.
For EMIFA, this is Address output EM_A[0], which is the least
R1/ EM_A[0]/
IPD
B17
C21
I/O/Z
significant bit on a 32-bit word address.
GP[7]/(AEM2)
DVDD33
For an 8-bit asynchronous memory, this pin is the 3rd bit of the
address.
EMIFA FUNCTIONAL PINS: 8-Bit NAND (EMIFA Pinout Mode 3, AEM[2:0] = 011)
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
G1/EM_A[1]/
GPIO.
IPD
(ALE)/GP[9]/
A16
B20
I/O/Z
DVDD33
When used for EMIFA (NAND) , this pin is the Address Latch Enable
(AEAW1/PLLMS1)
output (ALE).
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
B1/EM_A[2]/
GPIO.
IPD
(CLE)/GP[8]/
B16
A20
I/O/Z
DVDD33
When used for EMIFA (NAND) , this pin is the Command Latch
(AEAW0/PLLMS0)
Enable output (CLE).
EM_WAIT/
IPU
E15
D20
I/O/Z
When used for EMIFA (NAND), it is ready/busy input (RDY/BSY).
(RDY/BSY)
DVDD33
IPU
EM_OE
D15
D19
I/O/Z
When used for EMIFA (NAND), this pin is read enable output (RE).
DVDD33
IPU
EM_WE
E14
C19
I/O/Z
When used for EMIFA (NAND), this pin is write enable output (WE).
DVDD33
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA, this pin is Chip Select 2 output EM_CS2 for use with
NAND flash.
G0/EM_CS2/
IPD
C19
C22
I/O/Z
This is the chip select for the default boot and ROM boot modes.
GP[12]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA, this pin is Chip Select 3 output EM_CS3 for use with
LCD_OE/EM_CS3/
IPD
NAND flash.
C18
D22
I/O/Z
GP[13]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA, it is Chip Select 4 output EM_CS4 for use with NAND
VSYNC/EM_CS4/
IPD
flash.
E19
H22
I/O/Z
GP[32]
DVDD33
Note: This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor must be used to ensure the
EM_CSx function defaults to an inactive (high) state.
Device Overview
36
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com