TNETV1644ZDU6 datasheet(83/306 Pages) TI1

83 / 306 page

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Table 3-7. User-Select Multiplier Fastboot Modes (FASTBOOT = 1, AEM[2:0] = 000b, 011b, 100b, or 101b)

DEVICE BOOT AND

PLLC1 CLOCK SETTING AT BOOT

CONFIGURATION PINS

DM6437 DMP

DSPBOOTADDR

BOOT DESCRIPTION(1)

DEVICE

(Master/Slave)

(DEFAULT)(1)

PLL

CLKDIV1 DOMAIN

BOOTMODE[3:0]

PCIEN

FREQUENCY

MODE(2)

(SYSCLK1 DIVIDER)

(SYSCLK1)

0000

0 or 1

No Boot (Emulation Boot)

Master

Bypass

CLKIN

0x0010 0000

Reserved

–

0001

PCI Boot without Auto

Slave

Table 3-8

0x0010 0000

Initialization

HPI Boot

Slave

Table 3-8

0x0010 0000

0010

PCI Boot with Auto

Slave

Table 3-8

0x0010 0000

Initialization

0011

0 or 1

Reserved

–

EMIFA ROM FASTBOOT

0100

0 or 1

Master

Table 3-8

0x0010 0000

with AIS

I2C Boot

0101

0 or 1

Master

Table 3-8

0x0010 0000

[FAST MODE](3)

16-bit SPI Boot

0110

0 or 1

Master

Table 3-8

0x0010 0000

[McBSP0]

0111

0 or 1

NAND Flash Boot

Master

Table 3-8

0x0010 0000

UART Boot without

1000

0 or 1

Hardware Flow Control

Master

Table 3-8

0x0010 0000

[UART0]

EMIFA ROM FASTBOOT

1001

0 or 1

Master

Table 3-8

–

without AIS

1010

0 or 1

VLYNQ Boot

Slave

x20

CLKIN x20 / 2

0x0010 0000

1011

0 or 1

Reserved

–

1100

0 or 1

Reserved

–

1101

0 or 1

Reserved

–

UART Boot with

1110

0 or 1

Hardware Flow Control

Master

Table 3-8

0x0010 0000

[UART0]

24-bit SPI Boot

1111

0 or 1

Master

x20

CLKIN x20 / 2

0x0010 0000

(McBSP0 + GP[97])

(1)

For all boot modes that default to DSPBOOTADDR = 0x0010 0000, the bootloader code disables all C64x+ cache (L2, L1P, and L1D)

so that upon exit from the bootloader code, all C64x+ memories are configured as all RAM. If cache use is required, the application

code must explicitly enable the cache. For more information on the bootloader, see the Using the TMS320DM643x Bootloader

Application Report (literature number SPRAAG0).

(2)

Any supported PLL MODE is available. [See Table 3-8 for supported DM6437 PLL MODE options].

(3)

I2C Boot (BOOTMODE[3:0] = 0101b) is only available if the MXI/CLKIN frequency is between 21 MHz to 30 MHz. I2C Boot is not

available for MXI/CLKIN frequencies less than 21 MHz.

Table 3-8. PLL Multiplier Selection (PLLMS[2:0]) in User-Select Multiplier Fastboot Modes

(FASTBOOT = 1; AEM[2:0] = 000b, 011b, 100b, or 101b)

DEVICE BOOT AND

PLLC1 CLOCK SETTING AT BOOT

CONFIGURATION PINS

CLKDIV1 DOMAIN

PLLMS[2:0]

PLL MODE

DEVICE FREQUENCY (SYSCLK1)

(SYSCLK1 DIVIDER)

000

x20

CLKIN x20 / 2

001

x15

CLKIN x15 / 2

010

x16

CLKIN x16 / 2

011

x18

CLKIN x18 / 2

100

x22

CLKIN x22 / 2

101

x25

CLKIN x25 / 2

110

x27

CLKIN x27 / 2

111

x30

CLKIN x30 / 2

Submit Documentation Feedback

Device Configurations

TNETV1644ZDU6 数据表(PDF) 83 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV1644ZDU6 数据表(PDF) 83 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载