SPC560P34L1 datasheet(13/103 Pages) STMICROELECTRONICS

13 / 103 page

SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3

Introduction

Doc ID 16100 Rev 7

13/103

1.5

Feature details

1.5.1

High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

●

High performance e200z0 core processor for managing peripherals and interrupts

●

Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU

●

Harvard architecture

●

Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions

–

Results in smaller code size footprint

–

Minimizes impact on performance

●

Branch processing acceleration using lookahead instruction buffer

●

Load/store unit

–

1-cycle load latency

–

Misaligned access support

–

No load-to-use pipeline bubbles

●

Thirty-two 32-bit general purpose registers (GPRs)

●

Separate instruction bus and load/store bus Harvard architecture

●

Hardware vectored interrupt support

●

Reservation instructions for implementing read-modify-write constructs

●

Long cycle time instructions, except for guarded loads, do not increase interrupt

latency

●

Extensive system development support through Nexus debug port

●

Non-maskable interrupt support

1.5.2

Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between three

master ports and three slave ports. The crossbar supports a 32-bit address bus width and a

32-bit data bus width.

The crossbar allows for two concurrent transactions to occur from any master port to any

slave port; but one of those transfers must be an instruction fetch from internal flash

memory. If a slave port is simultaneously requested by more than one master port,

arbitration logic will select the higher priority master and grant it ownership of the slave port.

All other masters requesting that slave port will be stalled until the higher priority master

completes its transactions. Requesting masters will be treated with equal priority and will be

granted access a slave port in round-robin fashion, based upon the ID of the last master to

be granted access.

SPC560P34L1 数据表(PDF) 13 Page - STMicroelectronics

SPC560P34L1 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载