| 数据搜索系统,热门电子元器件搜索 |
|
SPC560P34L1 数据表(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC560P34L1 数据表(HTML) 34 Page - STMicroelectronics |
|
34 / 103 page ![]() Package pinouts and signal descriptions SPC560P34L1, SPC560P34L3, SPC560P40L1, 34/103 Doc ID 16100 Rev 7 2.2.2 System pins Table 6 and Table 7 contain information on pin functions for the SPC560P34/SPC560P40 devices. The pins listed in Table 6 are single-function pins. The pins shown in Table 7 are multi-function pins, programmable via their respective pad configuration register (PCR) values. VDD_LV_COR2 1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected between these pins and the nearest VSS_LV_COR pin. 58 92 VSS_LV_COR2 1.2 V supply pins for core logic and code Flash. Decoupling capacitor must be connected betwee.n these pins and the nearest VDD_LV_COR pin. 59 93 1. Analog supply/ground and high/low reference lines are internally physically separate, but are shorted via a double-bonding connection on VDD_HV_ADCx/VSS_HV_ADCx pins. Table 5. Supply pins (continued) Supply Pin Symbol Description 64-pin 100-pin Table 6. System pins Symbol Description Direction Pad speed(1) Pin SRC = 0 SRC = 1 64-pin 100-pin Dedicated pins NMI Non-maskable Interrupt Input only Slow — 1 1 XTAL Analog output of the oscillator amplifier circuit—needs to be grounded if oscillator is used in bypass mode —— — 11 18 EXTAL Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode Analog input for the clock generator when the oscillator is in bypass mode —— — 12 19 TDI JTAG test data input Input only Slow — 35 58 TMS JTAG state machine control Input only Slow — 36 59 TCK JTAG clock Input only Slow — 37 60 TDO JTAG test data output Output only Slow Fast 38 61 Reset pin RESET Bidirectional reset with Schmitt trigger characteristics and noise filter Bidirectional Medium — 13 20 Test pin VPP_TEST Pin for testing purpose only. To be tied to ground in normal operating mode. —— — 47 74 1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |