SPC560P34L1 datasheet(26/103 Pages) STMICROELECTRONICS

26 / 103 page

Introduction

SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3

26/103

Doc ID 16100 Rev 7

Digital part:

●

16 input channels

●

4 analog watchdogs comparing ADC results against predefined levels (low, high,

range) before results are stored in the appropriate ADC result location

●

2 modes of operation: Motor Control mode or Regular mode

●

Regular mode features

–

ADC state machine managing 3 request flows: regular command, hardware

injected command and software injected command

–

Selectable priority between software and hardware injected commands

–

DMA compatible interface

●

CTU-controlled mode features

–

Triggered mode only

–

4 independent result queues (1×16 entries, 2×8 entries, 1×4 entries)

–

Result alignment circuitry (left justified and right justified)

–

32-bit read mode allows to have channel ID on one of the 16-bit part

–

DMA compatible interfaces

1.5.27

Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user

selected conditions without CPU load during the PWM period and with minimized CPU load

for dynamic configuration.

It implements the following features:

●

Double buffered trigger generation unit with up to 8 independent triggers generated

from external triggers

●

Trigger generation unit configurable in sequential mode or in triggered mode

●

Each trigger can be appropriately delayed to compensate the delay of external low

pass filter

●

Double buffered global trigger unit allowing eTimer synchronization and/or ADC

command generation

●

Double buffered ADC command list pointers to minimize ADC-trigger unit update

●

Double buffered ADC conversion command list with up to 24 ADC commands

●

Each trigger capable of generating consecutive commands

●

ADC conversion command allows to control ADC channel, single or synchronous

sampling, independent result queue selection

1.5.28

Nexus Development Interface (NDI)

The NDI (Nexus Development Interface) block is compliant with Nexus Class 1 of the IEEE-

ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring

external address and data pins for internal visibility. The NDI block is an integration of

several individual Nexus blocks that are selected to provide the development support

interface for this device. The NDI block interfaces to the host processor and internal busses

to provide development support as per the IEEE-ISTO 5001-2003 Nexus Class 1 standard.

SPC560P34L1 数据表(PDF) 26 Page - STMicroelectronics

SPC560P34L1 数据表(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载