SPC560P34L1 datasheet(14/103 Pages) STMICROELECTRONICS

14 / 103 page

Introduction

SPC560P34L1, SPC560P34L3, SPC560P40L1, SPC560P40L3

14/103

Doc ID 16100 Rev 7

The crossbar provides the following features:

●

3 master ports:

–

e200z0 core complex instruction port

–

e200z0 core complex Load/Store Data port

–eDMA

●

3 slave ports:

–

Flash memory (Code and Data)

–SRAM

–

Peripheral bridge

●

32-bit internal address, 32-bit internal data paths

●

Fixed Priority Arbitration based on Port Master

●

Temporary dynamic priority elevation of masters

1.5.3

Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module

capable of performing complex data movements via 16 programmable channels, with

minimal intervention from the host processor. The hardware micro architecture includes a

DMA engine which performs source and destination address calculations, and the actual

data movement operations, along with an SRAM-based memory containing the transfer

control descriptors (TCD) for the channels.

The eDMA module provides the following features:

●

16 channels support independent 8-, 16- or 32-bit single value or block transfers

●

Supports variable-sized queues and circular queues

●

Source and destination address registers are independently configured to either post-

increment or to remain constant

●

Each transfer is initiated by a peripheral, CPU, or eDMA channel request

●

Each eDMA channel can optionally send an interrupt request to the CPU on completion

of a single value or block transfer

●

DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer

and CTU

●

Programmable DMA channel multiplexer allows assignment of any DMA source to any

available DMA channel with as many as 30 request sources

●

eDMA abort operation through software

1.5.4

Flash memory

The SPC560P34/SPC560P40 provides 320 KB of programmable, non-volatile, flash

memory. The non-volatile memory (NVM) can be used for instruction and/or data storage.

The flash memory module is interfaced to the system bus by a dedicated flash memory

controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data

interface to flash memory. The module contains four 128-bit wide prefetch buffers. Prefetch

buffer hits allow no-wait responses. Normal flash memory array accesses are registered

and are forwarded to the system bus on the following cycle, incurring two wait-states.

SPC560P34L1 数据表(PDF) 14 Page - STMicroelectronics

SPC560P34L1 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载