数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LSM6DSTX 数据表(PDF) 54 Page - STMicroelectronics

部件名 LSM6DSTX
功能描述  iNEMO inertial module: always-on 3-axis accelerometer and 3-axis gyroscope with embedded machine learning core
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM6DSTX 数据表(HTML) 54 Page - STMicroelectronics

Back Button LSM6DSTX Datasheet HTML 50Page - STMicroelectronics LSM6DSTX Datasheet HTML 51Page - STMicroelectronics LSM6DSTX Datasheet HTML 52Page - STMicroelectronics LSM6DSTX Datasheet HTML 53Page - STMicroelectronics LSM6DSTX Datasheet HTML 54Page - STMicroelectronics LSM6DSTX Datasheet HTML 55Page - STMicroelectronics LSM6DSTX Datasheet HTML 56Page - STMicroelectronics LSM6DSTX Datasheet HTML 57Page - STMicroelectronics LSM6DSTX Datasheet HTML 58Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 175 page
background image
9.7
COUNTER_BDR_REG1 (0Bh)
Counter batch data rate register 1 (R/W)
Table 34. COUNTER_BDR_REG1 register
dataready_
pulsed
RST_
COUNTER_BDR
TRIG_
COUNTER_BDR
0(1)
0(1)
CNT_BDR_
TH_10
CNT_BDR_
TH_9
CNT_BDR_
TH_8
1. This bit must be set to 0 for the correct operation of the device.
Table 35. COUNTER_BDR_REG1 register description
dataready_pulsed
Enables pulsed data-ready mode
(0: data-ready latched mode (returns to 0 only after an interface read) (default);
1: data-ready pulsed mode (the data ready pulses are 75 µs long)
RST_COUNTER_BDR
Resets the internal counter of batch events for a single sensor.
This bit is automatically reset to zero if it was set to 1.
TRIG_ COUNTER_BDR
Selects the trigger for the internal counter of batch events between the accelerometer and
gyroscope
(0: accelerometer batch event;
1: gyroscope batch event)
CNT_BDR_TH_ [10:8]
In conjunction with CNT_BDR_TH_[7:0] in COUNTER_BDR_REG2 (0Ch), sets the threshold for the
internal counter of batch events. When this counter reaches the threshold, the counter is reset and
the COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to 1.
9.8
COUNTER_BDR_REG2 (0Ch)
Counter batch data rate register 2 (R/W)
Table 36. COUNTER_BDR_REG2 register
CNT_BDR_
TH_7
CNT_BDR_
TH_6
CNT_BDR_
TH_5
CNT_BDR_
TH_4
CNT_BDR_
TH_3
CNT_BDR_
TH_2
CNT_BDR_
TH_1
CNT_BDR_
TH_0
Table 37. COUNTER_BDR_REG2 register description
CNT_BDR_TH_[7:0]
In conjunction with CNT_BDR_TH_[10:8] in COUNTER_BDR_REG1 (0Bh), sets the threshold for the
internal counter of batch events. When this counter reaches the threshold, the counter is reset and the
COUNTER_BDR_IA flag in FIFO_STATUS2 (3Bh) is set to 1.
LSM6DSTX
COUNTER_BDR_REG1 (0Bh)
DS14039 - Rev 1
page 54/175



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com