| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 27 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 27 Page - NXP Semiconductors |
|
27 / 114 page ![]() 03 C5ENPA1-DS/D Rev 03 Chapter 2 SIGNAL DESCRIPTIONS Signal Summary There are ten (10) functional groupings of signals in the C-5e Network Processor: • Clock — 11 pins • Channel Processors (CP0 - CP15) — 16x7 = 112 pins • Executive Processor (XP) — 57 pins – PCI Interface — 50 pins – PROM Interface — 4 pins – Serial Bus Interface — 2 pins – General System Interface — 1 pin • Fabric Processor (FP) — 80 pins • Buffer Management Unit (BMU) — 160 pins • Table Lookup Unit (TLU) — 99 pins • Queue Management Unit (QMU) — 59 pins • Power — 245 pins • Test — 14 pins • No connection (NC) — 3 pins Two (2) of the sections (CPs and FP) are configurable, depending on the type of device being implemented. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |