C5C5EDELTA-RMSLASHD datasheet(37/114 Pages) NXP

37 / 114 page

Pin Descriptions Grouped by Function

CPn+1_0

Table 7 1

CPn+1_1

Table 7 1

LVTTL

COL

Collision. Asserted when both RX_DV and TX_EN are valid during

half duplex operation.

CPn+1_2

Table 7 1

LVTTL

TXD(4)

Transmit Data

CPn+1_3

Table 7 1

LVTTL

TXD(5)

Transmit Data

CPn+1_4

Table 7 1

LVTTL

TXD(6)

Transmit Data

CPn+1_5

Table 7 1

LVTTL

TXD(7)

Transmit Data (byte-wide receive data, most significant bit)

CPn+1_6

Table 7 1

LVTTL

TX_ER

Transmit Error. Asserting TX_ER when TX_EN is a 1 causes

transmission of the designated “bad code” in lieu of the normal

encoded data on the twisted pair data.

CPn+2_0

Table 7 1

CPn+2_1

Table 7 1

LVTTL

IPU

RCLK

Receive Clock (125MHz)

CPn+2_2

Table 7 1

LVTTL

RXD(0)

Receive Data (byte-wide receive data, least significant bit)

CPn+2_3

Table 7 1

LVTTL

RXD(1)

Receive Data

CPn+2_4

Table 7 1

LVTTL

IPD

RXD(2)

Receive Data

CPn+2_5

Table 7 1

LVTTL

RXD(3)

Receive Data

CPn+2_6

Table 7 1

LVTTL

RX_DV

Receive Data Valid. Indicates that there is a receive frame in progress

and that the data present on the RXD signals is valid.

CPn+3_0

Table 7 1

CPn+3_1

Table 7 1

LVTTL

CRS

Carrier Sense. Indicates traffic is on the link. CRS is asserted when a

non-idle condition is detected on the receive data stream. CRS is

deasserted when an end of frame or idle condition is detected.

CPn+3_2

Table 7 1

LVTTL

RXD(4)

Receive Data

CPn+3_3

Table 7 1

LVTTL

IPU

RXD(5)

Receive Data

CPn+3_4

Table 7 1

LVTTL

RXD(6)

Receive Data

CPn+3_5

Table 7 1

LVTTL

RXD(7)

Receive Data (most significant bit)

CPn+3_6

Table 7 1

LVTTL

IPU

RX_ER

Receive Error Detected. Indicates that there has been an error

received in the receive frame.

TOTAL PINS

* n can be 0, 4, 8, or 12.

† Reference Table 7 for pin numbers for the actual cluster(s) you are configuring.

Table 11 Gigabit Ethernet (GMII/MII) Signals One Cluster Example (continued)

SIGNAL NAME*

PIN #†

TOTAL

TYPE

I/O

LABEL

SIGNAL DESCRIPTION

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5C5EDELTA-RM/D 数据表(PDF) 37 Page - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

C5C5EDELTA-RM/D 数据表(PDF) 37 Page - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载