C5C5EDELTA-RMSLASHD datasheet(34/114 Pages) NXP

34 / 114 page

CHAPTER 2: SIGNAL DESCRIPTIONS

DS1/T1 Framer Interface Configuration

Table 8 describes the serial framer interface signals. For each CP (0-15), you can

implement one serial Framer interface.

10/100 Ethernet (RMII) Configuration

Table 9 describes the 10/100BASE-T Ethernet Reduced Media Independent Interface

(RMII) signals. For each CP (0-15), you can implement one 10/100 Ethernet interface.

Table 8 DS1/T1 Framer Interface Signals

SIGNAL NAME*

PIN #†

TOTAL

TYPE

I/O

LABEL

SIGNAL DESCRIPTION

CPn_0

Table 7

LVTTL

TCLK

Transmit Clock (1.544MHz)

CPn_1

Table 7

LVTTL

RCLK

Receive Clock (1.544MHz)

CPn_2

Table 7

LVTTL

TData

Transmit Data

CPn_3

Table 7

LVTTL

TFrame

Transmit Frame Synchronization

CPn_4

Table 7

LVTTL

RData

Receive Data

CPn_5

Table 7

LVTTL

RFrame

Receive Frame Synchronization

CPn_6

Table 7

ncPU nc

TOTAL PINS

* n can be from 0 to 15. See Table 7.

† Reference Table 7 for pin numbers for the actual cluster(s) you are configuring.

Table 9 10/100 Ethernet Signals

SIGNAL NAME*

PIN #

TOTAL

TYPE

I/O

LABEL

SIGNAL DESCRIPTION

CPn_0

Table 7

LVTTL

REF_CLK

Transmit and Receive Clock (50MHz)

CPn_1

Table 7

LVTTL

CRS_DV

Carrier Sense (CRS)/ Receive Data Valid (RX_DV). CRS indicates that

traffic is on the link, and is asserted if the signal is a 1 or an

alternating 1010... RX_DV indicates that a receive frame is in

progress and the data present on the RXD pins is valid. It is

asserted if this signal is a 1 for more than one cycle.

CPn_2

Table 7

LVTTL

TXD(0)

Transmit Data 0 (first on wire)

CPn_3

Table 7

LVTTL

TXD(1)

Transmit Data 1 (second on wire)

CPn_4

Table 7

LVTTL

RXD(0)

Receive Data 0 (first on wire)

CPn_5

Table 7

LVTTL

RXD(1)

Receive Data 1 (second on wire)

CPn_6

Table 7

LVTTL

OPU

TX_EN

Transmit Enable. When asserted, the data on TXD is encoded and

transmitted on the twisted pair cable.

TOTAL PINS

* n can be from 0 to 15. See Table 7.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5C5EDELTA-RM/D 数据表(PDF) 34 Page - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

C5C5EDELTA-RM/D 数据表(PDF) 34 Page - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载