数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

C5C5EDELTA-RM/D 数据表(PDF) 40 Page - NXP Semiconductors

部件名 C5C5EDELTA-RM/D
功能描述  C-5e NETWORK PROCESSOR SILICON REVISION A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 40 Page - NXP Semiconductors

Back Button C5C5EDELTA-RM/D Datasheet HTML 36Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 37Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 38Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 39Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 40Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 41Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 42Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 43Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 114 page
background image
40
CHAPTER 2: SIGNAL DESCRIPTIONS
C
SONET OC-12 Transceiver Interface Configuration
SONET Optical Carrier (OC) 12 is implemented by using one cluster of CPs. At any time, a
CP within a cluster spends half its time performing receive functions, and the other half
performing transmit functions. Table 14 shows a CP Cluster configured for one OC-12
interface.
Table 14 OC-12 Signals Example
SIGNAL NAME*
PIN #†
TOTAL
TYPE
I/O
LABEL
SIGNAL DESCRIPTION
CPn_0
Table 7
1
LVTTL
O
PD
TCLK
Deskewed Transmit Clock (77.76MHz). This clock is used to
synchronize the transmit data.
CPn_1
Table 7
1
LVTTL
I
PU
TCLKI
Transceiver Transmit Clock. This clock sets the frequency of the
transmit data and is typically sourced by the PHY chip.
CPn_2
Table 7
1
LVTTL
O
PD
TXD(0)
Transmit Data (byte-wide data, least significant bit)
CPn_3
Table 7
1
LVTTL
OPU
TXD(1)
Transmit Data
CPn_4
Table 7
1
LVTTL
O
PD
TXD(2)
Transmit Data
CPn_5
Table 7
1
LVTTL
O
PU
TXD(3)
Transmit Data
CPn_6
Table 7
1
LVTTL
OPU
00F
Out of Frame
CPn+1_0
Table 7
1
nc
nc
PD
nc
nc
CPn+1_1
Table 7
1
nc
nc
PU
nc
nc
CPn+1_2
Table 7
1
LVTTL
OPD
TXD(4)
Transmit Data
CPn+1_3
Table 7
1
LVTTL
O
PU
TXD(5)
Transmit Data
CPn+1_4
Table 7
1
LVTTL
O
PD
TXD(6)
Transmit Data
CPn+1_5
Table 7
1
LVTTL
OPU
TXD(7)
Transmit Data (byte-wide data, most significant bit)
CPn+1_6
Table 7
1
nc
nc
PU
nc
nc
CPn+2_0
Table 7
1
nc
nc
PD
nc
nc
CPn+2_1
Table 7
1
LVTTL
IPU
RCLK
Receive Clock (77.76MHz)
CPn+2_2
Table 7
1
LVTTL
I
PD
RXD(0)
Receive Data (byte-wide receive data, least significant bit)
CPn+2_3
Table 7
1
LVTTL
I
PU
RXD(1)
Receive Data
CPn+2_4
Table 7
1
LVTTL
IPD
RXD(2)
Receive Data
CPn+2_5
Table 7
1
LVTTL
I
PU
RXD(3)
Receive Data
CPn+2_6
Table 7
1
LVTTL
I
PU
FP
Frame Synchronization Pulse. This is valid during the third A2 of
the receive SONET frame.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com