| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 92 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 92 Page - NXP Semiconductors |
|
92 / 114 page ![]() 92 CHAPTER 3: ELECTRICAL SPECIFICATIONS C Low Speed Serial Interface Timing Specifications The low speed serial interface timing is shown in Figure 21 and described in Table 50. Figure 21 Low Speed Serial Interface Timing Diagram Cycle 2 Cycle 3 Tslc Tslss Tslhd Tslsd Tslhs SICL SIDA Tslst Tslb Table 50 Low Speed Serial Interface Timing Description SYMBOL PARAMETER MIN MAX UNIT Tslc SICL Cycle Time 2500 ns Tslss Set-up Time for Repeated START Condition 600 ns Tslhs Hold Time START Condition 600 ns Tslsd Data Set-up Time 250 ns Tslhd Data Hold Time 0.0 ns Tslst Set-up Time for STOP Condition 600 ns Tslb Bus Free Time Between a STOP and START Condition 1250 ns Cmax Capacitive load for each line of the bus 400 pF Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |