| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 36 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 36 Page - NXP Semiconductors |
|
36 / 114 page ![]() 36 CHAPTER 2: SIGNAL DESCRIPTIONS C Figure 4 GMII/TBI Transmit and Receive Pin Configurations Cluster 0 Cluster 1 Cluster 2 Cluster 3 Port 1 Port 2 Port 3 Port 4 } } } } Tx Tx Tx Tx Rx Rx Rx Rx Single Cluster Mode Pin Configuration Port 1 Port 2 } Tx Tx Tx Tx Rx Rx Rx Rx Two Cluster Mode Pin Configuration nc nc nc nc } nc = not connected Cluster 0 Cluster 1 Cluster 2 Cluster 3 Table 11 Gigabit Ethernet (GMII/MII) Signals One Cluster Example SIGNAL NAME* PIN #† TOTAL TYPE I/O LABEL SIGNAL DESCRIPTION CPn_0 Table 7 1 LVTTL O PD T_CLK GMII Transmit Clock (125MHz). This clock is used to synchronize the transmit data. CPn_1 Table 7 1 LVTTL I PU TCLKI MII transmit clock. Transmit data aligned to this clock input from phy in MII mode. 25 Mhz in 100BaseT, 2.5 in Mhz in 10BaseT CPn_2 Table 7 1 LVTTL O PD TXD(0) Transmit Data (byte-wide data, least significant bit) CPn_3 Table 7 1 LVTTL O PU TXD(1) Transmit Data CPn_4 Table 7 1 LVTTL O PD TXD(2) Transmit Data CPn_5 Table 7 1 LVTTL O PU TXD(3) Transmit Data CPn_6 Table 7 1 LVTTL O PU TX_EN Transmit Enable. When asserted, the data on TXD is encoded and transmitted on the twisted pair cable. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |