| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 90 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 90 Page - NXP Semiconductors |
|
90 / 114 page ![]() 90 CHAPTER 3: ELECTRICAL SPECIFICATIONS C Table 48 PCI Timing Description SYMBOL PARAMETER MIN TYP MAX UNIT Tpc PCI Cycle Time* * 66MHz PCI 15.0 ns Tpas PAD/P_ctl† Setup † P_ctl includes all PCI control parameters including: PPAR, PFRAMEX, PTRDYX, PIRDYX, PSTOPX, PDEVSELX, PPERRX, PSERRX 3.0 ns Tpah PAD/P_ctl Hold 0.0 ns Tpao PAD/P_ctl Output 2.0 6.0 ns Tpaz PAD/P_ctl Clk to Tri‡ ‡ Not fully tested, values based on design/characterization. 2.0 6.0 ns Tpav PAD/P_ctl Clk to Driven‡ 2.0 6.0 ns Tpgs PGNTX Setup 5.1 ns Tpgh PGNTX Hold 0.0 ns Tpis PIDSEL Setup 3.0 ns Tpih PIDSEL Hold 0.0 ns PRSTX** ** Asynchronous ns PINTA** ns Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |