数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

C5C5EDELTA-RM/D 数据表(PDF) 43 Page - NXP Semiconductors

部件名 C5C5EDELTA-RM/D
功能描述  C-5e NETWORK PROCESSOR SILICON REVISION A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

C5C5EDELTA-RM/D 数据表(HTML) 43 Page - NXP Semiconductors

Back Button C5C5EDELTA-RM/D Datasheet HTML 39Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 40Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 41Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 42Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 43Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 44Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 45Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 46Page - NXP Semiconductors C5C5EDELTA-RM/D Datasheet HTML 47Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 114 page
background image
Pin Descriptions Grouped by Function
43
03
Serial Interface Signals
The Serial interface is a bidirectional two-wire serial bus. It can use one of the following
formats:
• An 8bit data format followed by an acknowledge bit, which supports transfers at up to
400kbps (low speed).
• A 16bit IEEE 802.3 MDIO data format with 10bits of addressing, which supports
transfers up to 25MHz (high speed).
The signals and pins are identical for both the high and low speed protocols.
Which of the two data rates used is selected by the state of the PROM interface’s SPLD
signal that is asserted while the PROM interface is idle. When SPLD is asserted HI the low
speed serial bus protocol is selected and when SPLD is asserted LOW the MDIO protocol is
selected.
The bus only supports a single master hierarchy that can operate as either a receiver or a
transmitter.
Both SIDA and SICL are bidirectional lines that are connected, through a pull-up resistor, to
a positive supply voltage. When the bus is free, both lines are HIGH. The output stages of
the devices connected to the bus must have either an open-drain or open-collector in
order to perform the wired-AND function required for its arbitration mechanism.
PGNTX
Y7
1
I
PD
I
Initiator bus grant (arbitration)
PIDSEL
Y8
1
PCI
I
Initialization device select
PINTA
Y9
1
PCI
O
Interrupt
TOTAL PINS
50
Table 15 PCI Signals (continued)
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
Table 16 Serial Interface Signals
SIGNAL NAME
PIN #
TOTAL
TYPE
I/O
SIGNAL DESCRIPTION
SICL
Y5
1
LVTTL
I
PD/O
Serial Clock line
SIDA
Y6
1
LVTTL
IPD/O Serial Data line
TOTAL PINS
2
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com