| 数据搜索系统,热门电子元器件搜索 |
|
C5C5EDELTA-RM/D 数据表(PDF) 91 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D 数据表(HTML) 91 Page - NXP Semiconductors |
|
91 / 114 page ![]() AC Timing Specifications 91 03 MDIO Serial Interface Timing Specifications The MDIO serial interface timing is shown in Figure 20 and described in Table 49. Figure 20 MDIO Serial Interface Timing Diagram Cycle 2 Cycle 3 Cycle 4 Tsic Tsids SICL SIDA (output) SIDA (input) Tsods Tsodh Table 49 MDIO Serial Interface Timing Description SYMBOL PARAMETER MIN TYP MAX UNIT Tsic SICL Cycle Time 40 ns Tsids SIDA Input Setup 10 ns Tsidh SIDA Input Hold 0.0 ns Tsods SIDA Output Setup 10 ns Tsodh SIDA Output Hold 10 ns Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |