| 数据搜索系统,热门电子元器件搜索 |
|
CS5535 数据表(PDF) 366 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5535 数据表(HTML) 366 Page - National Semiconductor (TI) |
|
366 / 555 page ![]() www.national.com 366 Revision 0.8 UART/IR Controller Register Descriptions (Continued) 5.12.2 UART/IR Controller Native Registers Eight register banks, each containing eight registers, con- trol UART/IR operation. All registers use the same 8-byte address space to indicate I/O Offsets 00h-07h. The active bank must be selected by the software. The register bank organization enables access to the banks, as required for activation of all module modes, while maintaining transparent compatibility with 16450 or 16550 software. This activates only the registers and specific bits used in those devices. The Bank Select Register (BSR) selects the active bank and is common to all banks. Therefore, each bank defines seven new registers. See Figure 5-1. The default bank selection after the system reset is 0, plac- ing the module in UART 16550 mode. Additionally, setting the baud in Bank 1 (as required to initialize the 16550 UART) switches the module to non-extended UART mode. This ensures that running existing 16550 software switches the system to the 16550 configuration without software modification. Table 5-31 shows the main functions of the registers in each bank. Banks 0 to 3 control UART and IR modes of operation; Banks 4 to 7 control and configure the IR modes only. Banks 4 to 7 are reserved in UART2. Figure 5-1. UART Register Bank Architecture Bank 0 Bank 1 Bank 2 Bank 3 Bank 4 Bank 5 Bank 6 Bank 7 I/O Offset 07h I/O Offset 06h I/O Offset 05h I/O Offset 04h LCR/BSR I/O Offset 02h I/O Offset 01h I/O Offset 00h Common Register Throughout All Banks 16550 Banks Table 5-31. Register Bank Summary Bank UART IR Mode Main Functions 0 x x Global control and status 1 x x Legacy bank 2 x x Alternative baud generator divisor, extended control, and status 3 x x Module revision ID and shadow registers 4 x IR mode setup 5 x IR control 6 x IR physical layer configuration 7 x CEIR and optical transceiver configuration |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |