TMP86FS49AIUG datasheet(34/296 Pages) TOSHIBA

34 / 296 page

Page 18

2. Operational Description

2.2 System Clock Controller

TMP86FS49AIUG

2.2.4

Operating Mode Control

2.2.4.1

STOP mode

STOP mode is controlled by the system control register 1, the STOP pin input and key-on wakeup input

(STOP3 to STOP0) which are controlled by the STOP mode release control register (STOPCR).

The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is

started by setting SYSCR1<STOP> to “1”. During STOP mode, the following status is maintained.

1. Oscillations are turned off, and all internal operations are halted.

2. The data memory, registers, the program status word and port output latches are all held in the

status in effect before STOP mode was entered.

3. The prescaler and the divider of the timing generator are cleared to “0”.

4. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7])

which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be

selected with the SYSCR1<RELM>. Do not use any key-on wakeup input (STOP3 to STOP0) for releas-

ing STOP mode in edge-sensitive mode.

Note 1: The STOP mode can be released by either the STOP or key-on wakeup pins (STOP3 to STOP0).

However, because the STOP pin is different from the key-on wakeup and can not inhibit the release

input, the STOP pin must be used for releasing STOP mode.

Note 2: During STOP period (from start of STOP mode to end of warm up), due to changes in the external

interrupt pin signal, interrupt latches may be set to “1” and interrupts may be accepted immediately

after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before

enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.

(1)

Level-sensitive release mode (RELM = “1”)

In this mode, STOP mode is released by setting the STOP pin high or detecting low level input for

the STOP3 to STOP0 pins which are enabled by STOPCR. This mode is used for capacitor backup

when the main power supply is cut off and long term battery backup.

Even if an instruction for starting STOP mode is executed while STOP pin input is high or STOP3

to STOP0 inputs are low, STOP mode does not start but instead the warm-up sequence starts imme-

diately. Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program

to first confirm that the STOP pin input is low and the STOP3 to STOP0 inputs are high. The follow-

ing two methods can be used for confirmation.

1. Testing a port.

2. Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example 1 :Starting STOP mode from NORMAL mode by testing a port P20.

(SYSCR1), 01010000B

; Sets up the level-sensitive release mode

SSTOPH:

TEST

(P2PRD). 0

; Wait until the STOP pin input goes low level

JRS

F, SSTOPH

; IMF

← 0

SET

(SYSCR1). 7

; Starts STOP mode

TMP86FS49AIUG 数据表(PDF) 34 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 34 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载