| 数据搜索系统,热门电子元器件搜索 |
|
TMP86FS49AIUG 数据表(PDF) 89 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS49AIUG 数据表(HTML) 89 Page - Toshiba Semiconductor |
|
89 / 296 page ![]() Page 73 TMP86FS49AIUG 7. Time Base Timer (TBT) The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). 7.1 Time Base Timer 7.1.1 Configuration Figure 7-1 Time Base Timer configuration 7.1.2 Control Time Base Timer is controled by Time Base Timer control register (TBTCR). Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *; Don't care Time Base Timer Control Register 7 6 54 32 10 TBTCR (0036H) (DVOEN) (DVOCK) (DV7CK) TBTEN TBTCK (Initial Value: 0000 0000) TBTEN Time Base Timer enable / disable 0: Disable 1: Enable TBTCK Time Base Timer interrupt Frequency select : [Hz] NORMAL1/2, IDLE1/2 Mode SLOW1/2 SLEEP1/2 Mode R/W DV7CK = 0 DV7CK = 1 000 fc/223 fs/215 fs/215 001 fc/221 fs/213 fs/213 010 fc/216 fs/28 – 011 fc/214 fs/26 – 100 fc/213 fs/25 – 101 fc/212 fs/24 – 110 fc/211 fs/23 – 111 fc/29 fs/2 – fc/223 or fs/215 fc/221 or fs/213 fc/216 or fs/28 fc/214 or fs/26 fc/213 or fs/25 fc/212 or fs/24 fc/211 or fs/23 fc/29 or fs/2 TBTCR TBTEN TBTCK 3 MPX Source clock Falling edge detector Time base timer control register INTTBT interrupt request IDLE0, SLEEP0 release request |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |