TMP86FS49AIUG datasheet(84/296 Pages) TOSHIBA

84 / 296 page

Page 68

6. Watchdog Timer (WDT)

6.2 Watchdog Timer Control

TMP86FS49AIUG

6.2.3

Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the reg-

ister in other procedures causes a malfunction of the microcontroller.

1. Set the interrupt master flag (IMF) to “0”.

2. Set WDTCR2 to the clear code (4EH).

3. Set WDTCR1<WDTEN> to “0”.

4. Set WDTCR2 to the disable code (B1H).

Note:While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

6.2.4

Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to “0”, a watchdog timer interrupt request (INTWDT) is generated

by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt

master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt

is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is

held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the

RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Disabling the watchdog timer

: IMF

← 0

(WDTCR2), 04EH

: Clears the binary coutner

LDW

(WDTCR1), 0B101H

: WDTEN

← 0, WDTCR2 ← Disable code

Table 6-1

Watchdog Timer Detection Time (Example: fc = 16.0 MHz, fs = 32.768 kHz)

WDTT

Watchdog Timer Detection Time[s]

NORMAL1/2 mode

SLOW

mode

DV7CK = 0

DV7CK = 1

2.097

524.288 m

131.072 m

250 m

32.768 m

62.5 m

Example :Setting watchdog timer interrupt

SP, 083FH

: Sets the stack pointer

(WDTCR1), 00001000B

: WDTOUT

← 0

TMP86FS49AIUG 数据表(PDF) 84 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 84 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载