TMP86FS49AIUG datasheet(75/296 Pages) TOSHIBA

75 / 296 page

Page 59

TMP86FS49AIUG

5.7

Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or output in one-bit unit.

Port P6 is also used as an analog input and key-on wakeup input.

Input/output mode is specified by the P6 control register (P6CR1) and P6 input control register (P6CR2).

During reset, the P6CR1 is initialized to "0" the P6CR2 is initialized to "1" and port P6 becomes an input mode.

And the P6DR is initialized to "0".

When used as an output port, the corresponding bit of P6CR1 should be set to "1".

When used as an input port , the corresponding bit of P6CR1 should be set to "0" and then, the corresponding bit of

P6CR2 should be set to "1".

When used as a key-on wakeup input , the corresponding bit of P6CR1 should be set to "0" and then, the corre-

sponding bit of STOPkEN should be set to "1".

When used as an analog input, the corresponding bit of P6CR1 should be set to "0" and then, the corresponding bit

of P6CR2 should be set to "0".

When P6CR1 is "1", the content of the corresponding output latch is read by reading P6DR.

Note: Asterisk (*) indicates “1” or “0” either of which can be selected.

Table 5-4

Function

Programmed Value

P6DR

P6CR1

P6CR2

STOPkEN

Port input

“0”

“1”

Key-on wakeup input

"0"

"1"

Analog input

“0”

Port “0” output

“0”

“1”

Port “1” output

“1”

Table 5-5

Values Read from P6DR and Register Programming

Conditions

Values Read from P6DR

P6CR1

P6CR2

“0”

“1”

Terminal input data

“1”

“0”

Output latch contents

“1”

TMP86FS49AIUG 数据表(PDF) 75 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 75 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载