TMP86FS49AIUG datasheet(98/296 Pages) TOSHIBA

98 / 296 page

Page 82

8. 16-Bit TimerCounter 1 (TC1)

8.3 Function

TMP86FS49AIUG

8.3.2

External Trigger Timer Mode

In the external trigger timer mode, the up-counter starts counting by the input pulse triggering of the TC1

pin, and counts up at the edge of the internal clock. For the trigger edge used to start counting, either the rising

or falling edge is defined in TC1CR<TC1S>.

• When TC1CR<METT1> is set to “1” (trigger start and stop)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the

up-counter is cleared and halted and an INTTC1 interrupt request is generated.

If the edge opposite to trigger edge is detected before detecting a match between the up-counter

and the TC1DRA, the up-counter is cleared and halted without generating an interrupt request.

Therefore, this mode can be used to detect exceeding the specified pulse by interrupt.

After being halted, the up-counter restarts counting when the trigger edge is detected.

• When TC1CR<METT1> is set to “0” (trigger start)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the

up-counter is cleared and halted and an INTTC1 interrupt request is generated.

The edge opposite to the trigger edge has no effect in count up. The trigger edge for the next count-

ing is ignored if detecting it before detecting a match between the up-counter and the TC1DRA.

Since the TC1 pin input has the noise rejection, pulses of 4/fc [s] or less are rejected as noise. A pulse width

of 12/fc [s] or more is required to ensure edge detection. The rejection circuit is turned off in the SLOW1/2 or

SLEEP1/2 mode, but a pulse width of one machine cycle or more is required.

Example 1 :Generating an interrupt 1 ms after the rising edge of the input pulse to the TC1 pin

(fc =16 MHz)

LDW

(TC1DRA), 007DH

; 1ms

÷ 27/fc = 7DH

; IMF

= “0”

SET

(EIRL). 5

; Enables INTTC1 interrupt

; IMF

= “1”

(TC1CR), 00000100B

; Selects the source clock and mode

(TC1CR), 00100100B

; Starts TC1 external trigger, METT1

= 0

Example 2 :Generating an interrupt when the low-level pulse with 4 ms or more width is input to the TC1 pin

(fc =16 MHz)

LDW

(TC1DRA), 01F4H

; 4 ms

÷ 27/fc = 1F4H

; IMF

= “0”

SET

(EIRL). 5

; Enables INTTC1 interrupt

; IMF

= “1”

(TC1CR), 00000100B

; Selects the source clock and mode

(TC1CR), 01110100B

; Starts TC1 external trigger, METT1

= 0

TMP86FS49AIUG 数据表(PDF) 98 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 98 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TMP86FS49AIUG 数据表(PDF) 98 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 98 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载