TMP86FS49AIUG datasheet(41/296 Pages) TOSHIBA

41 / 296 page

Page 25

TMP86FS49AIUG

2.2.4.3

IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base

timer control register (TBTCR). The following status is maintained during IDLE0 and SLEEP0 modes.

1. Timing generator stops feeding clock to peripherals except TBT.

2. The data memory, CPU registers, program status word and port output latches are all held in the

status in effect before IDLE0 and SLEEP0 modes were entered.

3. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and

SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) peripherals.

Figure 2-12 IDLE0 and SLEEP0 Modes

Yes

(Normal release mode)

Yes (Interrupt release mode)

Yes

Reset input

CPU and WDT are halted

Reset

TBT

source clock

falling

edge

TBTCR<TBTEN>

= "1"

Interrupt processing

IMF = "1"

Yes

TBT interrupt

enable

Stopping peripherals

by instruction

Yes

Starting IDLE0, SLEEP0

modes by instruction

Execution of the instruction

which follows the IDLE0,

SLEEP0 modes start

instruction

TMP86FS49AIUG 数据表(PDF) 41 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 41 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载