TMP86FS49AIUG datasheet(54/296 Pages) TOSHIBA

54 / 296 page

Page 38

3. Interrupt Control Circuit

3.2 Interrupt enable register (EIR)

TMP86FS49AIUG

Note 1: To clear any one of bits IL7 to IL4, be sure to write "1" into IL2 and IL3.

Note 2: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0"

(Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt

by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on inter-

rupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be exe-

cuted before setting IMF="1".

Note 3: Do not clear IL with read-modify-write instructions such as bit operations.

Note 1: *: Don’t care

Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to “1” at the same time.

Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0"

(Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt

by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on inter-

rupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be exe-

cuted before setting IMF="1".

Interrupt Latches

(Initial value: 00000000 000000**)

ILH,ILL

(003DH, 003CH)

9876543210

IL15

IL14

IL13

IL12

IL11

IL10

IL9

IL8

IL7

IL6

IL5

IL4

IL3

IL2

ILH (003DH)

ILL (003CH)

(Initial value: 00000000)

ILE

(002EH)

76543210

IL23

IL22

IL21

IL20

IL19

IL18

IL17

IL16

ILE (002EH)

IL23 to IL2

Interrupt latches

at RD

0: No interrupt request

1: Interrupt request

at WR

0: Clears the interrupt request

1: (Interrupt latch is not set.)

R/W

Interrupt Enable Registers

(Initial value: 00000000 0000***0)

EIRH,EIRL

(003BH, 003AH)

9876

54321

EF15

EF14

EF13

EF12

EF11

EF10

EF9

EF8

EF7

EF6

EF5

EF4

IMF

EIRH (003BH)

EIRL (003AH)

(Initial value: 00000000)

EIRE

(002CH)

54321

EF23

EF22

EF21

EF20

EF19

EF18

EF17

EF16

EIRE (002CH)

EF23 to EF4

Individual-interrupt enable flag

(Specified for each bit)

Disables the acceptance of each maskable interrupt.

Enables the acceptance of each maskable interrupt.

R/W

IMF

Interrupt master enable flag

Disables the acceptance of all maskable interrupts

Enables the acceptance of all maskable interrupts

TMP86FS49AIUG 数据表(PDF) 54 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 54 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载