| 数据搜索系统,热门电子元器件搜索 |
|
TMP86FS49AIUG 数据表(PDF) 106 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS49AIUG 数据表(HTML) 106 Page - Toshiba Semiconductor |
|
106 / 296 page ![]() Page 90 8. 16-Bit TimerCounter 1 (TC1) 8.3 Function TMP86FS49AIUG Figure 8-7 PPG Output Example :Generating a pulse which is high-going for 800 µs and low-going for 200 µs (fc = 16 MHz) Setting port LD (TC1CR), 10000111B ; Sets the PPG mode, selects the source clock LDW (TC1DRA), 007DH ; Sets the cycle (1 ms ÷ 27/fc ms = 007DH) LDW (TC1DRB), 0019H ; Sets the low-level pulse width (200 µs ÷ 27/fc = 0019H) LD (TC1CR), 10010111B ; Starts the timer Example :After stopping PPG, setting the PPG pin to a high-level to restart PPG (fc = 16 MHz) Setting port LD (TC1CR), 10000111B ; Sets the PPG mode, selects the source clock LDW (TC1DRA), 007DH ; Sets the cycle (1 ms ÷ 27/fc µs = 007DH) LDW (TC1DRB), 0019H ; Sets the low-level pulse width (200 µs ÷ 27/fc = 0019H) LD (TC1CR), 10010111B ; Starts the timer :: LD (TC1CR), 10000111B ; Stops the timer LD (TC1CR), 10000100B ; Sets the timer mode LD (TC1CR), 00000111B ; Sets the PPG mode, TFF1 = 0 LD (TC1CR), 00010111B ; Starts the timer Q R D PPG pin Function output Port output enable I/O port output latch shared with PPG output Data output Toggle Set Clear Q TC1CR<TFF1> Write to TC1CR Internal reset Match to TC1DRB Match to TC1DRA TC1CR<TC1S> clear Timer F/F1 INTTC1 interrupt request |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |