数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ST10F167 数据表(PDF) 63 Page - STMicroelectronics

部件名 ST10F167
功能描述  16-BIT MCU WITH 128K BYTE FLASH MEMORY
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F167 数据表(HTML) 63 Page - STMicroelectronics

Back Button ST10F167 Datasheet HTML 59Page - STMicroelectronics ST10F167 Datasheet HTML 60Page - STMicroelectronics ST10F167 Datasheet HTML 61Page - STMicroelectronics ST10F167 Datasheet HTML 62Page - STMicroelectronics ST10F167 Datasheet HTML 63Page - STMicroelectronics ST10F167 Datasheet HTML 64Page - STMicroelectronics ST10F167 Datasheet HTML 65Page - STMicroelectronics ST10F167 Datasheet HTML 66Page - STMicroelectronics ST10F167 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 69 page
background image
63/69
ST10F167
20.5.9 CLKOUT and READY
VDD =5 V ± 5%, VSS =0 V, TA = -40 to +85 °C
CL (for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF,CL (for Port 6, CS) = 100 pF
Notes 1:These timings are given for test purposes only, in order to assure recognition at a specific clock
edge.
2:Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum
values. This adds even more time for deactivating READY.
The 2tA and 2tc refer to the next bus cycle, tF refers to the current bus cycle.
Table 20.8
CLKOUT and READY Characteristics
Parameter
Symbol
Max. CPU Clock
=20 MHz
Variable CPU Clock
1/2TCL = 1 to 20 MHz
Unit
min.
max.
min.
max.
CLKOUT cycle time
t29
CC
50
50
2TCL
2TCL
ns
CLKOUT high time
t
30
CC
20
–
TCL – 5
–
ns
CLKOUT low time
t
31
CC
15
–
TCL – 10
–
ns
CLKOUT rise time
t
32
CC
–
5
–
5
ns
CLKOUT fall time
t
33
CC
–
10
–
10
ns
CLKOUT rising edge to
ALE falling edge
t
34
CC
-5 +
t
A
10 +
t
A
-5 +
t
A
10 +
t
A
ns
Synchronous READY
setup time to CLKOUT
t
35
SR
30
–
30
–
ns
Synchronous READY
hold time after CLKOUT
t
36
SR
0
–
0
–
ns
Asynchronous READY
low time
t37
SR
65
–
2TCL + 15
–
ns
Asynchronous READY
setup time
1)
t
58
SR
15
–
15
–
ns
Asynchronous READY
hold time 1)
t
59
SR
0
–
0
–
ns
Async. READY hold time
after RD, WR high (Demul-
tiplexed Bus)
2)
t
60
SR
0
0 +
t
c
+2
t
A + tF
2)
0
TCL - 25
+
t
c +2tA + tF
2)
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com