ST10F167 datasheet(10/69 Pages) STMICROELECTRONICS

10 / 69 page

10/69

ST10F167

PORT1:

P1L.0 –

P1L.7,

P1H.0 -

P1H.7

118 –

125

128 –

135

132

133

134

135

I/O

PORT1 consists of the two 8-bit bidirectional I/O ports P1L and

P1H. It is bit-wise programmable for input or output via direction

bits. For a pin configured as input, the output driver is put into high-

impedance state. PORT1 is used as the 16-bit address bus (A) in

demultiplexed bus modes and also after switching from a demul-

tiplexed bus mode to a multiplexed bus mode.

The following PORT1 pins also serve for alternate functions:

P1H.4

CC24IO

CAPCOM2: CC24 Capture Input

P1H.5

CC25IO

CAPCOM2: CC25 Capture Input

P1H.6

CC26IO

CAPCOM2: CC26 Capture Input

P1H.7

CC27IO

CAPCOM2: CC27 Capture Input

XTAL1

XTAL2

138

137

XTAL1:

Input to the oscillator amplifier and input to the internal

clock generator

XTAL2:

Output of the oscillator amplifier circuit.

To clock the device from an external source, drive XTAL1, while

leaving XTAL2 unconnected. Minimum and maximum high/low

and rise/fall times specified in the AC Characteristics must be ob-

served.

RSTIN

140

Reset Input with Schmitt-Trigger characteristics. A low level at this

pin for a specified duration while the oscillator is running resets the

ST10F167. An internal pullup resistor permits power-on reset us-

ing only a capacitor connected to

SS.

RSTOUT

141

Internal Reset Indication Output. This pin is set to a low level when

the part is executing, either a hardware, a software or a watchdog

timer reset. RSTOUT remains low until the EINIT (end of initializa-

tion) instruction is executed.

NMI

142

Non-Maskable Interrupt Input. A high to low transition at this pin

causes the CPU to vector to the NMI trap routine. When the

PWRDN (power down) instruction is executed, the NMI pin must

be low in order to force the ST10F167 to go into power down

mode. If NMI is high, when PWRDN is executed, the part will con-

tinue to run in normal mode.

If not used, pin NMI should be pulled high externally.

AREF

Reference voltage for the A/D converter.

AGND

Reference ground for the A/D converter.

Flash programming voltage. This pin accepts the programming

voltage for the on-chip flash EPROM of the ST10F167.

Table 2.1

Pin Definitions and Functions (cont’d)

Symbol

Number

Input (I)

Output

(O)

Function

ST10F167 数据表(PDF) 10 Page - STMicroelectronics

ST10F167 数据表(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载