ST10F167 datasheet(50/69 Pages) STMICROELECTRONICS

50 / 69 page

50/69

ST10F167

20.5.5 External Clock Drive XTAL1

VDD =5 V ± 5%, VSS =0 V, TA = -40 to +85 °C

1) Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.

Figure 20.6

External Clock Drive XTAL1

20.5.6 Memory Cycle Variables

The timing tables below use three variables which

are derived from the BUSCONx registers and rep-

resent the special characteristics of the pro-

grammed memory cycle. The following table de-

scribes, how these variables are to be computed.

Table 20.4

External Clock Drive Characteristics

Parameter

Symbol

Direct Drive 1:1

PLL 1:4

Unit

min.

max.

min.

max.

Oscillator period

OSC

50 1)

1000

200

333

High time

–

Low time

–

Rise time

–

Fall time

–

VIL

tOSC

VIH2

Table 20.5

Memory Cycle Variable Definition

Description

Symbol

Values

ALE Extension

TCL * <ALECTL>

Memory Cycle Time Waitstates

2TCL * (15 - <MCTC>)

Memory Tristate Time

2TCL * (1 - <MTTC>)

ST10F167 数据表(PDF) 50 Page - STMicroelectronics

ST10F167 数据表(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载