数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92F120JR9T 数据表(PDF) 236 Page - STMicroelectronics

部件名 ST92F120JR9T
功能描述  8/16-BIT FLASH MCU FAMILY WITH RAM, EEPROM AND J1850 BLPD
PDF  320 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92F120JR9T 数据表(HTML) 236 Page - STMicroelectronics

Back Button ST92F120JR9T Datasheet HTML 232Page - STMicroelectronics ST92F120JR9T Datasheet HTML 233Page - STMicroelectronics ST92F120JR9T Datasheet HTML 234Page - STMicroelectronics ST92F120JR9T Datasheet HTML 235Page - STMicroelectronics ST92F120JR9T Datasheet HTML 236Page - STMicroelectronics ST92F120JR9T Datasheet HTML 237Page - STMicroelectronics ST92F120JR9T Datasheet HTML 238Page - STMicroelectronics ST92F120JR9T Datasheet HTML 239Page - STMicroelectronics ST92F120JR9T Datasheet HTML 240Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 320 page
background image
236/320
I2C BUS INTERFACE
I2C INTERFACE (Cont’d)
I
2C CLOCK CONTROL REGISTER
(I2CCCR)
R243 - Read / Write
Register Page: 20
Reset Value: 0000 0000 (00h)
Bit 7 = FM/SM
Fast/Standard I2C mode.
This bit is used to select between fast and stand-
ard mode. See the description of the following bits.
It is set and cleared by software. It is not cleared
when the peripheral is disabled (I2CCR.PE=0)
Bit 6:0 = CC[6:0]
9-bit divider programming
Implementation of a programmable clock divider.
These bits and the CC[8:7] bits of the I2CECCR
register select the speed of the bus (FSCL) de-
pending on the I
2C mode.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
– Standard mode (FM/SM=0): FSCL <= 100kHz
FSCL = INTCLK/(2x([CC8..CC0]+2))
– Fast mode (FM/SM=1): FSCL > 100kHz
FSCL = INTCLK/(3x([CC8..CC0]+2))
Note: The programmed frequency is available
with no load on SCL and SDA pins.
I
2C OWN ADDRESS REGISTER 1
(I2COAR1)
R244 - Read / Write
Register Page:20
Reset Value: 0000 0000 (00h)
7-bit Addressing Mode
Bit 7:1 = ADD[7:1]
Interface address.
These bits define the I
2C bus address of the inter-
face.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
Bit 0 = ADD0
Address direction bit.
This bit is don’t care; the interface acknowledges
either 0 or 1.
It is not cleared when the interface is disabled
(I2CCR.PE=0).
Note: Address 01h is always ignored.
10-bit Addressing Mode
Bit 7:0 = ADD[7:0]
Interface address.
These are the least significant bits of the I
2Cbus
address of the interface.
They are not cleared when the interface is disa-
bled (I2CCR.PE=0).
70
FM/SM
CC6
CC5
CC4
CC3
CC2 CC1 CC0
70
ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com