数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 8 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 8 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 4Page - STMicroelectronics STE10 Datasheet HTML 5Page - STMicroelectronics STE10 Datasheet HTML 6Page - STMicroelectronics STE10 Datasheet HTML 7Page - STMicroelectronics STE10 Datasheet HTML 8Page - STMicroelectronics STE10 Datasheet HTML 9Page - STMicroelectronics STE10 Datasheet HTML 10Page - STMicroelectronics STE10 Datasheet HTML 11Page - STMicroelectronics STE10 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 66 page
background image
STE10/100
8/66
5.0 REGISTERS AND DESCRIPTORS DESCRIPTION
There are three kinds of registers within the STE10/100: STE10/100 configuration registers, PCI control/status
registers, and Transceiver control/status registers.
The STE10/100 configuration registers are used to initialize and configure the STE10/100 and for identifying
and querying the STE10/100.
The PCI control/status registers are used to communicate between the host and STE10/100. The host can ini-
tialize, control, and read the status of the STE10/100 through mapped I/O or memory address space.
The STE10/100 contains 11 16-bit registers to supported Transceiver control and status. They include 7 basic
registers which are defined according to clause 22 “Reconciliation Sub-layer and Media Independent Interface”
and clause 28 “Physical Layer link signaling for 10 Mb/s and 100 Mb/s Auto-Negotiation on twisted pair” of the
IEEE802.3u standard. In addition, 4 special registers are provided for advanced chip control and status.
The STE10/100 also provides receive and transmit descriptors for packet buffering and management.
5.1 STE10/100 Configuration Registers
An STE10/100 software driver can initialize and configure the chip by writing its configuration registers. The
contents of configuration registers are set to their default values upon power-up or whenever a hardware reset
occurs, but their settings remain unchanged whenever a software reset occurs. The configuration registers are
byte, word, and double word accessible.
Table 2. STE10/100 configuration registers list
Offset
Index
Name
Descriptions
00h
CR0
LID
Loaded device ID and vendor ID
04h
CR1
CSC
Configuration Status and Command
08h
CR2
CC
Class Code and revision number
0ch
CR3
LT
Latency Timer
10h
CR4
IOBA
IO Base Address
14h
CR5
MBA
Memory Base Address
2ch
CR11
SID
Subsystem ID and vendor ID
30h
CR12
BRBA
Boot ROM Base Address (ROM size = 128KB)
34h
CR13
CP
Capability Pointer
3ch
CR15
CINT
Configuration Interrupt
40h
CR16
DS
driver space for special purpose
80h
CR32
SIG
Signature of STE10/100
c0h
CR48
PMR0
Power Management Register 0
c4h
CR49
PMR1
Power Management Register 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com