数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 16 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 16 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 12Page - STMicroelectronics STE10 Datasheet HTML 13Page - STMicroelectronics STE10 Datasheet HTML 14Page - STMicroelectronics STE10 Datasheet HTML 15Page - STMicroelectronics STE10 Datasheet HTML 16Page - STMicroelectronics STE10 Datasheet HTML 17Page - STMicroelectronics STE10 Datasheet HTML 18Page - STMicroelectronics STE10 Datasheet HTML 19Page - STMicroelectronics STE10 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 66 page
background image
STE10/100
16/66
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type
CSR0(offset = 00h), PAR - PCI Access Register
31~25
---
reserved
24
MWIE
Memory Write and Invalidate Enable.
1: enable STE10/100 to generate memory write invalidate
command. The STE10/100 will generate this command
while writing full cache lines.
0: disable generating memory write invalidate command. The
STE10/100 will use memory write commands instead.
0
R/W*
23
MRLE
Memory Read Line Enable.
1: enable STE10/100 to generate memory read line command
when read access instruction reaches the cache line
boundary. If the read access instruction doesn’t reach the
cache line boundary then the STE10/100 uses the memory
read command instead.
0
R/W*
22
---
reserved
21
MRME
Memory Read Multiple Enable.
1: enable STE10/100 to generate memory read multiple
commands when reading a full cache line. If the memory is
not cache-aligned, the STE10/100 uses the memory read
command instead.
0
R/W*
20~19
---
reserved
18,17
TAP
Transmit auto-polling in transmit suspended state.
00: disable auto-polling (default)
01: polling own-bit every 200 us
10: polling own-bit every 800 us
11: polling own-bit every 1600 us
00
R/W*
16
---
reserved
15, 14
CAL
Cache alignment. Address boundary for data burst, set after
reset
00: reserved (default)
01: 8 DW boundary alignment
10: 16 DW boundary alignment
11: 32 DW boundary alignment
00
R/W*
13 ~ 8
PBL
Programmable Burst Length. This value defines the maximum
number of DW to be transferred in one DMA transaction.
value: 0 (unlimited), 1, 2, 4, 8, 16(default), 32
010000
R/W*
7
BLE
Big or Little Endian selection.
0: little endian (e.g. INTEL)
1: big endian (only for data buffer)
0
R/W*
6 ~ 2
DSL
Descriptor Skip Length. Defines the gap between two
descriptors in the units of DW.
0
R/W*
1
BAR
Bus arbitration
0: receive operations have higher priority
1: transmit operations have higher priority
0
R/W*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com