STE10 datasheet(11/66 Pages) STMICROELECTRONICS

11 / 66 page

11/66

STE10/100

CIOSA

Command I/O Space Access

0: enable the I/O space access ability.

1: disable the I/O space access ability.

R/W

R/W: Read and Write able. RO: Read able only.

CR2(offset = 08h), CC - Class Code and Revision Number

31~24

BCC

Base Class Code. It means STE10/100 is a network controller.

02h

23~16

Subclass Code. It means STE10/100 is a Fast Ethernet

Controller.

00h

15~ 8

---

Reserved.

7 ~ 4

Revision Number, identifies the revision number of STE10/

100.

3 ~ 0

Step Number, identifies the STE10/100 steps within the

current revision.

RO: Read Only.

CR3(offset = 0ch), LT - Latency Timer

31~16

---

Reserved.

15~ 8

Latency Timer. This value specifies the latency timer of the

STE10/100 in units of PCI bus clock cycles. Once the STE10/100

asserts FRAME#, the latency timer starts to count. If the

latency timer expires and the STE10/100 is still asserting

FRAME#, the STE10/100 will terminate the data transaction

as soon as its GNT# is removed.

R/W

7 ~ 0

CLS

Cache Line Size. This value specifies the system cache line

size in units of 32-bit double words(DW). The STE10/100

supports cache line sizes of 8, 16, or 32 DW. CLS is used by

the STE10/100 driver to program the cache alignment bits (bit

14 and 15 of CSR0) which are used for cache oriented PCI

commands, e.g., memory-read-line, memory-read-multiple,

and memory-write-and-invalidate.

R/W

CR4(offset = 10h), IOBA - I/O Base Address

31~ 7

IOBA

I/O Base Address. This value indicate the base address of PCI

control and status register (CSR0~28), and Transceiver

registers (XR0~10)

R/W

6 ~ 1

---

reserved.

IOSI

I/O Space Indicator.

1: means that the configuration registers map into I/O space.

1RO

CR5(offset = 14h), MBA - Memory Base Address

31~ 7

MBA

Memory Base Address. This value indicate the base address

of PCI control and status register(CSR0~28), and Transceiver

registers(XR0~10)

R/W

6 ~ 1

---

reserved.

Table 4. Configuration Registers Descriptions

Bit #

Name

Descriptions

Default Val

RW Type

STE10 数据表(PDF) 11 Page - STMicroelectronics

STE10 数据表(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载