数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 20 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 20 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 16Page - STMicroelectronics STE10 Datasheet HTML 17Page - STMicroelectronics STE10 Datasheet HTML 18Page - STMicroelectronics STE10 Datasheet HTML 19Page - STMicroelectronics STE10 Datasheet HTML 20Page - STMicroelectronics STE10 Datasheet HTML 21Page - STMicroelectronics STE10 Datasheet HTML 22Page - STMicroelectronics STE10 Datasheet HTML 23Page - STMicroelectronics STE10 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 66 page
background image
STE10/100
20/66
15~14
TR
transmit threshold control
00:
128-bytes (100Mbps),
72-bytes (10Mbps)
01:
256-bytes (100Mbps),
96-bytes (10Mbps)
10:
512-bytes (100Mbps),
128-bytes (10Mbps)
11: 1024-bytes (100Mbps),
160-bytes (10Mbps)
00
R/W*
13
ST
Stop transmit
0: stop (default)
1: start
0
R/W
12
FC
Force collision mode
0: disable
1: generate collision upon transmit (for testing in loop-back
mode)
0
R/W**
11, 10
OM
Operating Mode
00: normal
01: MAC loop-back, regardless of contents of XLBEN (bit 14 of
XR0, XCVR loop-back)
10,11: reserved
00
R/W**
9, 8
---
reserved
7
MM
Multicast Mode
1: receive all multicast packets
0
R/W***
6
PR
Promiscuous Mode
1: receive any good packet.
0: receive only the right destination address packets
1
R/W***
5
SBC
Stop Back-off Counter
1: back-off counter stops when carrier is active, and resumes
when carrier is dropped.
0: back-off counter is not effected by carrier
0
R/W**
4
---
reserved
3
PB
Pass Bad packet
1: receives any packets passing address filter, including runt
packets, CRC error, truncated packets. For receiving all
bad packets, PR (bit 6 of CSR6) should be set to 1.
0: filters all bad packets
0
R/W***
2
---
reserved
1
SR
Start/Stop Receive
0: receive processor will enter stop state after the current
frame reception is completed. This value is effective only
when the receive processor is in the running or suspending
state. Note: In “Stop Receive” state, the PAUSE packet and
Remote Wake Up packet will not be affected and can be
received if the corresponding function is enabled.
1: receive processor will enter running state.
0
R/W
0
---
reserved
W* = only write when the transmit processor stopped.
W** = only write when the transmit and receive processor both stopped.
W*** = only write when the receive processor stopped.
CSR7(offset = 38h), IER - Interrupt Enable Register
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com