数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 9 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 9 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 5Page - STMicroelectronics STE10 Datasheet HTML 6Page - STMicroelectronics STE10 Datasheet HTML 7Page - STMicroelectronics STE10 Datasheet HTML 8Page - STMicroelectronics STE10 Datasheet HTML 9Page - STMicroelectronics STE10 Datasheet HTML 10Page - STMicroelectronics STE10 Datasheet HTML 11Page - STMicroelectronics STE10 Datasheet HTML 12Page - STMicroelectronics STE10 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 66 page
background image
9/66
STE10/100
Table 3. STE10/100 configuration registers table
Note:
* : automatically recalled from EEPROM when PCI reset is deserted
DS(40h), bit15-8, is read/write able register
SIG(80h) is hard wired register, read only
5.1.1 STE10/100 configuration registers descriptions
offset
b31
-----------
b16
b15
----------
b0
00h
Device ID*
Vendor ID*
04h
Status
Command
08h
Base Class Code
Subclass
------
Revision #
Step #
0ch
------
------
Latency timer
cache line size
10h
Base I/O address
14h
Base memory address
18h~
28h
Reserved
2ch
Subsystem ID*
Subsystem vendor ID*
30h
Boot ROM base address
34h
Reserved
Cap_Ptr
38h
Reserved
3ch
Max_Lat*
Min_Gnt*
Interrupt pin
Interrupt line
40h
Reserved
Driver Space
Reserved
80h
Signature of STE10/100
c0h
PMC
Next_Item_Ptr
Cap_ID
c4h
Reserved
PMCSR
Table 4. Configuration Registers Descriptions
Bit #
Name
Descriptions
Default Val
RW Type
CR0(offset = 00h), LID - Loaded Identification number of Device and Vendor
31~16
LDID
Loaded Device ID, the device ID number loaded from serial
EEPROM.
From
EEPROM
R/O
15~0
LVID
Loaded Vendor ID, the vendor ID number loaded from serial
EEPROM.
From
EEPROM
R/O
From EEPROM: Loaded from EEPROM
CR1(offset = 04h), CSC - Configuration command and status
31
SPE
Status Parity Error.
1: means that STE10/100 detected a parity error. This bit will
be set even if the parity error response (bit 6 of CR1) is
disabled.
0
R/W
30
SES
Status System Error.
1: means that STE10/100 asserted the system error pin.
0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com